[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Tseng et al., 1999 - Google Patents

A gridless multilayer router for standard cell circuits using CTM cells

Tseng et al., 1999

View PDF
Document ID
16622252016795599595
Author
Tseng H
Sechen C
Publication year
Publication venue
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

External Links

Snippet

We present a gridless multilayer router suitable for standard cell circuits using central terminal model (CTM) cells. A CTM cell has pins in the middle which split the over-the-cell (OTC) routing region into top and bottom parts. Nets are routed in both the channel (if …
Continue reading at www.cecs.uci.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30943—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type
    • G06F17/30946—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type indexing structures
    • G06F17/30961—Trees
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation

Similar Documents

Publication Publication Date Title
Tseng et al. A gridless multilayer router for standard cell circuits using CTM cells
US5856927A (en) Method for automatically routing circuits of very large scale integration (VLSI)
US7065730B2 (en) Porosity aware buffered steiner tree construction
Guruswamy et al. CELLERITY: A fully automatic layout synthesis system for standard cell libraries
Cong et al. Matching-based methods for high-performance clock routing
US20010018759A1 (en) Method and apparatus for parallel simultaneous global and detail routing
Cho et al. Four-bend top-down global routing
Chang et al. Pseudo pin assignment with crosstalk noise control
Alpert et al. Steiner tree optimization for buffers, blockages, and bays
Igusa et al. ORCA A sea-of-gates place and route system
Liu et al. Chip-level area routing
Kao et al. Cross point assignment with global rerouting for general-architecture designs
Li et al. NEMO: A new implicit-connection-graph-based gridless router with multilayer planes and pseudo tile propagation
Joy et al. Layer assignment for printed circuit boards and integrated circuits
Lee et al. A global router for sea-of-gates circuits
Katsadas et al. A multi-layer router utilizing over-cell areas
Guruswamy et al. A general multi-layer area router
Guruswamy et al. Echelon: A multilayer detailed area router
Mehta et al. On the use of flexible, rectilinear blocks to obtain minimum-area floorplans in mixed block and cell designs
Chen et al. A new global router for ASIC design based on simulated evolution
US6477692B1 (en) Method and apparatus for channel-routing of an electronic device
Dayan Rubber-band based topological router
Tseng Detailed routing algorithms for VLSI circuits
Jaja et al. On routing two-terminal nets in the presence of obstacles
Dutt et al. A search-based bump-and-refit approach to incremental routing for ECO applications in FPGAs