Micheloni et al., 2009 - Google Patents
Non-volatile memories for removable mediaMicheloni et al., 2009
- Document ID
- 16617441523334787817
- Author
- Micheloni R
- Picca M
- Amato S
- Schwalm H
- Scheppler M
- Commodaro S
- Publication year
- Publication venue
- Proceedings of the IEEE
External Links
Snippet
NAND Flash memory has become the preferred nonvolatile choice for portable consumer electronic devices. Features such as high density, low cost, and fast write times make NAND perfectly suited for media applications where large files of sequential data need to be loaded …
- 230000015654 memory 0 title abstract description 159
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Free address space management in non-volatile memory
- G06F12/0246—Free address space management in non-volatile memory in block erasable memory, e.g. flash memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/349—Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/44—Indication or identification of errors, e.g. for repair
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/20—Employing a main memory using a specific memory technology
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by G11C11/00
- G11C5/14—Power supply arrangements, e.g. Power down/chip (de)selection, layout of wiring/power grids, multiple supply levels
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/72—Details relating to flash memory management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/564—Miscellaneous aspects
- G11C2211/5641—Multilevel memory having cells with different number of storage levels
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10169143B2 (en) | Preferred state encoding in non-volatile memories | |
US9734009B2 (en) | Data encoding techniques for a device | |
US10956083B2 (en) | Method and system for input-output throttling to improve quality of service in a solid state drive | |
Micheloni et al. | Non-volatile memories for removable media | |
US9583206B2 (en) | Data storage device having reflow awareness | |
US20170116070A1 (en) | Systems and methods of detecting errors during read operations and skipping word line portions | |
US10725792B2 (en) | Non-volatile storage device with multiple boot partitions | |
WO2017074591A1 (en) | Read operation delay | |
Dan et al. | Implementing MLC NAND flash for cost-effective, high-capacity memory | |
US9940039B2 (en) | Method and data storage device with enhanced data retention | |
CN109992202B (en) | Data storage device, method of operating the same, and data processing system including the same | |
CN111124273B (en) | Data storage device and operation method thereof | |
US11543987B2 (en) | Storage system and method for retention-based zone determination | |
US20170032843A1 (en) | Systems and methods of generating shaped random bits | |
WO2021252027A1 (en) | Storage system and method for enabling partial defragmentation | |
US11488684B1 (en) | Storage system and method for decision-based memory read threshold calibration | |
US11442666B2 (en) | Storage system and dual-write programming method with reverse order for secondary block | |
US11842069B2 (en) | Storage system and method for delaying flushing of a write buffer based on a host-provided threshold | |
Micheloni et al. | NAND overview: from memory to systems | |
CN112286443A (en) | Controller, memory system and operation method thereof | |
US11626183B2 (en) | Method and storage system with a non-volatile bad block read cache using partial blocks | |
US9620201B1 (en) | Storage system and method for using hybrid blocks with sub-block erase operations | |
KR102478333B1 (en) | Storage system and method for using subcodes and convolutional-based ldpc interleaved coding schemes with read threshold calibration support | |
US11650758B2 (en) | Data storage device and method for host-initiated cached read to recover corrupted data within timeout constraints | |
CN109840214B (en) | Data storage device and method of operating the same |