[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Wang et al., 2021 - Google Patents

Finite element simulation study of interfacial crack propagation in the underfilled FC-BGA package

Wang et al., 2021

Document ID
16584500665922448457
Author
Wang H
Zhou M
Fei J
Sun L
Yang B
Hu W
Ke C
Zhang X
Publication year
Publication venue
2021 22nd International Conference on Electronic Packaging Technology (ICEPT)

External Links

Snippet

Flip chip ball grid array (FC-BGA) has been used widely since mid-late 1990s as a high- density package technology. The use of underfill can improve the stability and reliability of the package. However, due to the mismatch of coefficient of thermal expansion (CTE) …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L2021/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H01L2021/60007—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving a soldering or an alloying process
    • H01L2021/60022—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving a soldering or an alloying process using bump connectors, e.g. for flip chip mounting
    • H01L2021/60097—Applying energy, e.g. for the soldering or alloying process
    • H01L2021/60172—Applying energy, e.g. for the soldering or alloying process using static pressure
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]

Similar Documents

Publication Publication Date Title
Selvanayagam et al. Nonlinear thermal stress/strain analyses of copper filled TSV (through silicon via) and their flip-chip microbumps
Wu et al. Materials and mechanics issues in flip-chip organic packaging
Lau et al. Effects of underfill material properties on the reliability of solder bumped flip chip on board with imperfect underfill encapsulants
Lau et al. A new thermal-fatigue life prediction model for wafer level chip scale package (WLCSP) solder joints
Chen et al. Thermo-mechanical characterization of copper filled and polymer filled tsvs considering nonlinear material behaviors
Zhao et al. Reliability modeling of lead-free solder joints in wafer-level chip scale packages
Lin et al. Study of the thermo-mechanical behavior of glass interposer for flip chip packaging applications
Wang et al. Finite element simulation study of interfacial crack propagation in the underfilled FC-BGA package
Hwang et al. Electrical and mechanical properties of through-silicon vias and bonding layers in stacked wafers for 3D integrated circuits
Wang et al. Effect of underfill thermomechanical properties on thermal cycling fatigue reliability of flip-chip ball grid array
Kuechenmeister et al. Chip-package interaction: Challenges and solutions to mechanical stability of Back end of Line at 28nm node and beyond for advanced flip chip application
Liu et al. Experimental and simulation study of double-sided flip-chip assembly with a stiffener ring
Tsukada et al. Fatigue life analysis of solder joints in flip chip bonding
Lu et al. Reliability analysis of flip chip designs via computer simulation
Lee et al. Micro solder joint reliability and warpage investigations of extremely thin double-layered stacked-chip packaging
Fan et al. Reliability research of TSV micro structure under thermal and vibration coupled load
Chan et al. Effect of underfill entrapment on the reliability of flip-chip solder joint
Jhou et al. Thermal stresses and deformations of Cu pillar flip chip BGA package: Analyses and measurements
Xu et al. Research of underfill delamination in flip chip by the J-integral method
Johnson et al. Analysis of thermal stress and its influence on carrier mobility in three-dimensional microelectronic chip stack
Tay et al. A numerical and experimental study of delamination of polymer-metal interfaces in plastic packages at solder reflow temperatures
Nakahira et al. Minimization of the local residual stress in 3D flip chip structures by optimizing the mechanical properties of electroplated materials and the alignment structure of TSVs and fine bumps
Wong et al. Modeling of the impact of mechanical stress resulted from wafer probing and wire bonding on circuit under pad
Lu et al. No-flow underfill flip chip assembly––an experimental and modeling analysis
Wang et al. Reliability of Cu pillar bumps for flip-chip packages with ultra low-k dielectrics