Nayak et al., 2023 - Google Patents
Sensitivity Based Reduction of Equivalent Electrical Circuits in Power Electronics ApplicationNayak et al., 2023
- Document ID
- 1631163089129452952
- Author
- Nayak B
- Dhar S
- Klaedtke A
- Buschbaum J
- Publication year
- Publication venue
- 2023 Joint Asia-Pacific International Symposium on Electromagnetic Compatibility and International Conference on ElectroMagnetic Interference & Compatibility (APEMC/INCEMIC)
External Links
Snippet
This paper presents an application of an equivalent electric circuit reduction technique to improve the runtime of transient simulations. The approach is based on efficient adjoint sensitivity analyses of the initial electric circuit. Focus is in particular on electric circuits that …
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/504—Formal methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
- G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
- G01R31/2836—Fault-finding or characterising
- G01R31/2839—Fault-finding or characterising using signal generators, power supplies or circuit analysers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/82—Noise analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101533426B (en) | Power supply noise analysis method, system and program for electronic circuit board | |
Voorakaranam et al. | Hierarchical specification-driven analog fault modeling for efficient fault simulation and diagnosis | |
Min et al. | Construction of broadband passive macromodels from frequency data for simulation of distributed interconnect networks | |
Amara et al. | Black box EMC modeling of a three phase inverter | |
Cooman et al. | Model-free closed-loop stability analysis: A linear functional approach | |
Foissac et al. | System simulation for EMC network analysis | |
Kerrouche et al. | New EMI model with the same input impedances as converter | |
Hillenbrand et al. | Frequency domain EMI-simulation and resonance analysis of a DCDC-converter | |
Nayak et al. | Sensitivity Based Reduction of Equivalent Electrical Circuits in Power Electronics Application | |
Gazda et al. | Harmonic balance surrogate-based immunity modeling of a nonlinear analog circuit | |
KR102028921B1 (en) | Device for measuring integrated circuit current and method for measuring integrated circuit current using the device | |
Chahine et al. | An original approach based on data exchange between car manufacturers and suppliers to estimate susceptibility threshold by numerical simulation at early design stage | |
Lambrecht et al. | Efficient circuit modeling technique for the analysis and optimization of ISO 10605 field coupled electrostatic discharge (ESD) robustness of nonlinear devices | |
Zhou et al. | A new technique for modeling and analysis of electromagnetic interference in three-phase inverter system | |
JP6604802B2 (en) | Semiconductor integrated circuit design support apparatus, semiconductor integrated circuit unwanted radiation countermeasure method, computer program | |
Nayak et al. | Model-based system-level EMI/EMC simulation for BCI pass-fail prediction | |
Deyati et al. | Vast: Post-silicon validation and diagnosis of rf/mixed-signal circuits using signature tests | |
Rao et al. | Black-box behavioral DC-DC converter IC emission model | |
Kapora et al. | Methodology for interference analysis during early design stages of high-performance mixed-signal ICs | |
Benz et al. | Generation and EMC Optimization of Compact Equivalent Electrical Circuits of Industrial Electronics | |
Seshadri et al. | Frequency response verification of analog circuits using global optimization techniques | |
Vrignon et al. | Automatic verification of EMC immunity by simulation | |
Weßling et al. | Prediction of conducted emissions produced by a DC-DC-converter using component parasitics and partial inductances | |
Roche et al. | Machine learning for grey box modelling of electrical components for circuit-and EMC-simulation | |
Schoerle et al. | System simulation of automotive high voltage grids: Modelling of power converters and connecting cables |