[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Akkan et al., 2020 - Google Patents

Technology Development and Modeling of Switching Lattices Using Square and H Shaped Four-Terminal Switches

Akkan et al., 2020

View PDF
Document ID
16291091212709214532
Author
Akkan N
SAFALTIN Å
Aksoy L
Cevik I
Sedef H
Moritz C
Altun M
Publication year
Publication venue
IEEE Transactions on Emerging Topics in Computing

External Links

Snippet

Switching lattices formed by four-terminal switches are introduced as dense rectangular structures to implement Boolean logic functions. It is clearly shown in literature by a variety of logic synthesis algorithms including the exact one, realizing logic functions on lattices with …
Continue reading at www.ecc.itu.edu.tr (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/118—Masterslice integrated circuits
    • H01L27/11803—Masterslice integrated circuits using field effect technology
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203—Particular design considerations for integrated circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization

Similar Documents

Publication Publication Date Title
Wolf FPGA-based system design
Fichtner et al. Semiconductor device simulation
Wolf Modern VLSI design: system-on-chip design
Ayers Digital integrated circuits: analysis and design
US8839175B2 (en) Scalable meta-data objects
Gore et al. A predictive process design kit for three-independent-gate field-effect transistors
Jiang et al. Graphene nanoribbon based complementary logic gates and circuits
Zimpeck et al. Impact of different transistor arrangements on gate variability
Dong et al. EA-based LDE-aware fast analog layout retargeting with device abstraction
Gaidhane et al. Compact modeling of surface potential, drain current and terminal charges in negative capacitance nanosheet FET including quasi-ballistic transport
González et al. CMOS implementation of a multiple-valued logic signed-digit full adder based on negative-differentiaI-resistance devices
Akkan et al. Technology Development and Modeling of Switching Lattices Using Square and H Shaped Four-Terminal Switches
Sabry et al. Simulation of quantum transport in doubleâ€gate MOSFETs using the nonâ€equilibrium Green's function formalism in realâ€space: a comparison of four methods
Buturla et al. Three-dimensional finite element simulation of semiconductor devices
US11742247B2 (en) Epitaxial growth of source and drain materials in a complementary field effect transistor (CFET)
Schoenmaker et al. Computation of self-induced magnetic field effects including the lorentz force for fast-transient phenomena in integrated-circuit devices
Amarú et al. A circuit synthesis flow for controllable-polarity transistors
Brendler et al. Exploring multi-level design to mitigate variability and radiation effects on 7nm FinFET logic cells
Bindal et al. Silicon nanowire transistors
Moradi et al. Ternary versus binary multiplication with current-mode CNTFET-based K-valued converters
Jaekel et al. Design of dynamic pass-transistor logic circuits using 123 decision diagrams
Beste et al. Layout-aware delay variation optimization for CNTFET-based circuits
Ivanova et al. Development of mathematical models for standard cells timing analysis at the 28 nm technology and below
Wayne Fpga-based system design
Wolfson et al. 2-D Modeling of Dual-Gate MOSFET Devices Using Quintic Splines