[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Roy et al., 2004 - Google Patents

Multiplexing schemes for cost-effective fault-tolerance

Roy et al., 2004

View PDF
Document ID
1609528632347820245
Author
Roy S
Beiu V
Publication year
Publication venue
4th IEEE Conference on Nanotechnology, 2004.

External Links

Snippet

Motivated by the need for cost-effective fault-tolerant nano architectures, we explore von Neumann multiplexing (vN-MUX) at small and very small redundancy factors. We present a novel analysis of vN-MUX of 3-input majority gates (MAJ-3), using combinatorial arguments …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass

Similar Documents

Publication Publication Date Title
Roy et al. Multiplexing schemes for cost-effective fault-tolerance
US7301362B2 (en) Duplicated double checking production rule set for fault-tolerant electronics
Parhami Fault-tolerant reversible circuits
Jha et al. Design and synthesis of self-checking VLSI circuits
Bahar et al. Architectures for silicon nanoelectronics and beyond
Ibrahim et al. On the reliability of majority gates full adders
Chen et al. Stochastic computational models for accurate reliability evaluation of logic circuits
Sulieman et al. On single-electron technology full adders
Chudasama et al. Implementation of 4× 4 vedic multiplier using carry save adder in quantum-dot cellular automata
Beiu A novel highly reliable low-power nano architecture when von Neumann augments Kolmogorov
Sen et al. Reliability-aware design for programmable QCA logic with scalable clocking circuit
Chen et al. A probabilistic approach to nano-computing
Chung et al. Majority logic circuits optimisation by node merging
Dmitriev et al. Sum codes with efficient detection of twofold errors for organization of concurrent error-detection systems of logical devices
Soliman et al. N-digits ternary carry lookahead adder design
Iqbal et al. A logic simplification approach for very large scale crosstalk circuit designs
Liu et al. A general cost-effective design structure for probabilistic-based noise-tolerant logic functions in nanometer CMOS technology
Graham et al. Nanocomputing in the presence of defects and faults: A survey
Ardakani et al. Fault-tolerance of binarized and stochastic computing-based neural networks
Nayak et al. Design of compact and low power reversible comparator
Manske et al. A fast approximate function generation method to ATMR architecture
Sheikh et al. Double modular redundancy (dmr) based fault tolerance technique for combinational circuits
Hammerstrom Computational neurobiology meets semiconductor engineering
US10230388B2 (en) System and method for energy efficient time domain signal processing
Lee et al. Logic and computer design in nanospace