[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Zhu et al., 1993 - Google Patents

Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models

Zhu et al., 1993

View PDF
Document ID
15968821864341392032
Author
Zhu Q
Dai W
Xi J
Publication year
Publication venue
Proceedings of 1993 International Conference on Computer Aided Design (ICCAD)

External Links

Snippet

To achieve delay balance, instead of making the faster path slower by elongating branches, we make slower paths faster by sizing. Given a general clock network, which may includes loops, together with a set of feasible widths for each branch, we formulate the optimal sizing …
Continue reading at tr.soe.ucsc.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30861—Retrieval from the Internet, e.g. browsers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/84—Timing analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression

Similar Documents

Publication Publication Date Title
Zhu et al. Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models
US6311313B1 (en) X-Y grid tree clock distribution network with tunable tree and grid networks
US6205571B1 (en) X-Y grid tree tuning method
Shyu et al. Optimization-based transistor sizing
Kahng et al. An analytical delay model for RLC interconnects
Tellez et al. Minimal buffer insertion in clock trees with skew and slew rate constraints
Chaudhary et al. A spacing algorithm for performance enhancement and cross-talk reduction
US7676780B2 (en) Techniques for super fast buffer insertion
Banerjee et al. Accurate analysis of on-chip inductance effects and implications for optimal repeater insertion and technology scaling
Lee et al. An algorithm for CMOS timing and area optimization
Zhu et al. High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models
Ismail On-chip inductance cons and pros
Orhanovic et al. Time-domain simulation of uniform and nonuniform multiconductor lossy lines by the method of characteristics
Zhang et al. Optimization of high‐speed VLSI interconnects: A review (invited article)
Vishnu et al. Clock tree synthesis techniques for optimal power and timing convergence in soc partitions
Xiao et al. Gate sizing to eliminate crosstalk induced timing violation
Joy et al. Placement for clock period minimization with multiple wave propagation
US6931610B1 (en) Method for rapid estimation of wire delays and capacitances based on placement of cells
Zhou et al. A distributed-RCL model for MCM layout
Gupta et al. Transmission line synthesis via constrained multivariable optimization
Albrecht et al. On the skew-bounded minimum-buffer routing tree problem
Basel et al. Simulation of high speed interconnects using a convolution-based hierarchical packaging simulator
Marek-Sadowska Issues in timing driven layout
Huang et al. Maze routing with buffer insertion under transition time constraints
Cong Modeling and layout optimization of VLSI devices and interconnects in deep submicron design