[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Bell et al., 1998 - Google Patents

A dissolved wafer process using a porous silicon sacrificial layer and a lightly-doped bulk silicon etch-stop

Bell et al., 1998

Document ID
158145182605797499
Author
Bell T
Wise K
Publication year
Publication venue
Proceedings MEMS 98. IEEE. Eleventh Annual International Workshop on Micro Electro Mechanical Systems. An Investigation of Micro Structures, Sensors, Actuators, Machines and Systems (Cat. No. 98CH36176

External Links

Snippet

A micromachining technique has been developed which uses a porous silicon sacrificial layer to release bulk silicon structures in a dissolved wafer process. It uses a lightly-doped bulk silicon etch-stop, allowing the micromachining of silicon structures on which circuitry …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/146Mixed devices
    • H01L2924/1461MEMS
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor

Similar Documents

Publication Publication Date Title
US6420266B1 (en) Methods for creating elements of predetermined shape and apparatuses using these elements
Bell et al. Porous silicon as a sacrificial material
US5242863A (en) Silicon diaphragm piezoresistive pressure sensor and fabrication method of the same
JP5559369B2 (en) Sensor and sensor manufacturing method
US5401672A (en) Process of bonding semiconductor wafers having conductive semiconductor material extending through each wafer at the bond areas
EP1427010B1 (en) Manufacturing method of a semiconductor substrate comprising at least a buried cavity
GB2274945A (en) Capacitive micromachined differential pressure sensor
Lang et al. Application of porous silicon as a sacrificial layer
EP1215476A2 (en) Pressure sensor monolithically integrated and relative process of fabrication
Bell et al. A dissolved wafer process using a porous silicon sacrificial layer and a lightly-doped bulk silicon etch-stop
US5436173A (en) Method for forming a semiconductor on insulator device
US6569702B2 (en) Triple layer isolation for silicon microstructure and structures formed using the same
Steiner et al. Using porous silicon as a sacrificial layer
EP1113492B1 (en) Method for manufacturimg a SOI wafer
US7833405B2 (en) Micromechanical component and corresponding production method
EP1063688A1 (en) Method of producing silicon device
US5989974A (en) Method of manufacturing a semiconductor device
US6239469B1 (en) Method for fabrication of silicon on insulator substrates
US6759265B2 (en) Method for producing diaphragm sensor unit and diaphragm sensor unit
US20020179563A1 (en) Application of a strain-compensated heavily doped etch stop for silicon structure formation
US6506621B1 (en) Method for producing a diaphragm sensor array and diaphragm sensor array
KR20180101719A (en) METHOD FOR MANUFACTURING MULTILAYER MEMS PARTS AND SIMILAR MULTILAYER MEMS PARTS
US6521313B1 (en) Method for producing a diaphragm sensor unit and diaphragm sensor unit
Kuhl et al. Formation of porous silicon using an ammonium fluoride based electrolyte for application as a sacrificial layer
CN114506811B (en) MEMS device and manufacturing method thereof