[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Marshall et al., 2002 - Google Patents

Dynamic SOI Digital Design

Marshall et al., 2002

Document ID
15514936933861724501
Author
Marshall A
Natarajan S
Publication year
Publication venue
SOI Design: Analog, Memory and Digital Techniques

External Links

Snippet

This chapter focuses on dynamic circuits in partially depleted SOI technology. Charge sharing, Miller capacitance and self-heating are critical design aspects of a dynamic circuit in PD-SOI technology. Parasitic bipolar leakages can upset the functionality of dynamic …
Continue reading at link.springer.com (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/0033—Radiation hardening
    • H03K19/00338—In field effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices using field-effect transistors
    • H03K17/693—Switching arrangements with several input- or output-terminals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits

Similar Documents

Publication Publication Date Title
US7088143B2 (en) Dynamic circuits having improved noise tolerance and method for designing same
US7375574B2 (en) Semiconductor device
US5796282A (en) Latching mechanism for pulsed domino logic with inherent race margin and time borrowing
Lai et al. Design and implementation of differential cascode voltage switch with pass-gate (DCVSPG) logic for high-performance digital systems
US6204696B1 (en) Domino circuits with high performance and high noise immunity
US5942917A (en) High speed ratioed CMOS logic structures for a pulsed input environment
US6600340B2 (en) Noise tolerant wide-fanin domino circuits
US5973533A (en) Semiconductor gate circuit having reduced dependency of input/output characteristics on power supply voltage
Al-Assadi et al. Pass-transistor logic design
JPH07106946A (en) Level shifter
Asyaei A new low-power dynamic circuit for wide fan-in gates
KR20020013722A (en) Delay circuit and method
Marshall et al. Dynamic SOI Digital Design
Cakici et al. Independent gate skewed logic in double-gate SOI technology
Chatterjee et al. Leakage control techniques for designing robust, low power wide-OR domino logic for sub-130nm CMOS technologies
Yadav et al. Charge Sharing Tolerant Domino With Contention Current Partitioning For Wide Fan-In OR Logic Gates
Jung et al. Modular charge recycling pass transistor logic (MCRPL)
US6353339B1 (en) Modified domino logic circuit with high input noise rejection
Watanabe et al. Optimal Design for Level-Shifter-Less Approach Using Channel Length Modulation & Body Biasing
HOE et al. Dynamic GaAs logic circuits
Bansal et al. A novel low power keeper technique for pseudo domino logic
US6838910B2 (en) Fast dual-rail dynamic logic style
Kartschoke et al. Techniques for reduced power and increased speed in dynamic and ratio logic circuits
Shakeri et al. Three phase domino logic circuit
EP4402803A1 (en) Implementation of leakage-tolerant logic gates