[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Cortiula et al., 2022 - Google Patents

A time-domain simulation framework for the modeling of jitter in high-speed serial interfaces

Cortiula et al., 2022

Document ID
15562483160048462008
Author
Cortiula A
Menin D
Bandiziol A
Grollitsch W
Nonis R
Palestri P
Publication year
Publication venue
IEEE Transactions on Circuits and Systems I: Regular Papers

External Links

Snippet

We report on the development of a time-domain numerical modeling framework to estimate timing jitter in High-Speed Serial Interfaces (HSSI) including a wide range of effects such as Inter-Symbol Interference (ISI) due to channel dispersion, phase noise of transmitter (TX) …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H04L25/03057—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a recursive structure
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
    • H04L2025/03439—Fixed structures
    • H04L2025/03445—Time domain
    • H04L2025/03471—Tapped delay lines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/03592—Adaptation methods
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03343—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/20—Arrangements for detecting or preventing errors in the information received using signal quality detector
    • H04L1/205—Arrangements for detecting or preventing errors in the information received using signal quality detector jitter monitoring
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/24—Testing correct operation

Similar Documents

Publication Publication Date Title
Ou et al. Jitter models for the design and test of Gbps-speed serial interconnects
Stauffer et al. High speed serdes devices and applications
US7512177B2 (en) Method and apparatus for generating random jitter
US8611406B2 (en) System optimization using soft receiver masking technique
US8406285B1 (en) Tuning algorithm for feed forward equalizer in a serial data channel with decision feedback equalizer
Hanumolu et al. Analysis of PLL clock jitter in high-speed serial links
Kuo et al. Jitter models and measurement methods for high-speed serial interconnects
Hur Equalization and near-end crosstalk (NEXT) noise cancellation for 20-Gbit/sec 4-PAM backplane serial I/O interconnections
Wong et al. Edge and data adaptive equalization of serial-link transceivers
Buckwalter et al. Analysis and equalization of data-dependent jitter
Oh System level jitter characterization of high speed I/O systems
Kossel et al. Jitter measurements of high-speed serial links
Li et al. Advancements in high-speed link modeling and simulation (An invited paper for CICC 2013)
Cortiula et al. A time-domain simulation framework for the modeling of jitter in high-speed serial interfaces
Oh et al. Hybrid statistical link simulation technique
Hu et al. A comparative study of 20-Gb/s NRZ and duobinary signaling using statistical analysis
Cristofoli et al. Efficient statistical simulation of intersymbol interference and jitter in high-speed serial interfaces
Hong et al. An accurate jitter estimation technique for efficient high speed I/O testing
Xiao et al. A flexible and efficient bit error rate simulation method for high-speed differential link analysis using time-domain interpolation and superposition
US11038768B1 (en) Method and system for correlation of a behavioral model to a circuit realization for a communications system
Oh et al. Prediction of system performance based on component jitter and noise budgets
Menin et al. A Simple Modelling Tool for Fast Combined Simulation of Interconnections, Inter-Symbol Interference and Equalization in High-Speed Serial Interfaces for Chip-to-Chip Communications
Werner et al. Modeling, simulation, and design of a multi-mode 2-10 Gb/sec fully adaptive serial link system
John et al. Testing of a line driver with configurable pre-emphasis on lossy transmission lines
Da Silva Adaptive Equalization for Interchip Communication