Zhao et al., 2020 - Google Patents
Performance comparison of high resistivity silicon, silicon with grounding plane and glass as substrate of ion trap for quantum information processingZhao et al., 2020
- Document ID
- 15338023600706961639
- Author
- Zhao P
- Tao J
- Li H
- Lim Y
- Lin Y
- Guidoni L
- Tan C
- Publication year
- Publication venue
- 2020 IEEE 8th Electronics System-Integration Technology Conference (ESTC)
External Links
Snippet
Surface electrode ion trap on different substrates (ie, high-resistivity (HR) silicon, silicon with grounding plane, and glass) are designed and fabricated. Performance comparison of these substrates is carried out in terms of leakage current, parasitic capacitance and RF loss. It is …
- 239000000758 substrate 0 title abstract description 44
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
- H01L23/5223—Capacitor integral with wiring layers
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11177912B2 (en) | Quantum circuit assemblies with on-chip demultiplexers | |
US10803396B2 (en) | Quantum circuit assemblies with Josephson junctions utilizing resistive switching materials | |
US10665769B2 (en) | Quantum circuit assemblies with vertically-stacked parallel-plate capacitors | |
US11824248B2 (en) | Shielded bridges for quantum circuits | |
JP7182339B2 (en) | Resonator structure, method for forming resonator structure, and resonator | |
CN111328432B (en) | Low loss architecture for superconducting qubit circuits | |
WO2018160185A1 (en) | Floating shield coplanar waveguide transmission line structures for qubits | |
WO2018182584A1 (en) | Qubit devices with slow wave resonators | |
WO2018182571A1 (en) | Controlled current flux bias lines in qubit devices | |
AU2020324398B2 (en) | Parametric amplifier for qubits | |
WO2018160184A1 (en) | Grounded coplanar waveguide transmission line structures for qubits | |
WO2019117883A1 (en) | Qubit devices with josephson junctions fabricated using air bridge or cantilever | |
WO2019117973A1 (en) | Qubit vertical transmission line with two parallel ground planes | |
US11056332B1 (en) | Microfabricated ion trap chip with in situ radio-frequency sensing | |
US10930836B2 (en) | Reducing surface loss and stray coupling in quantum devices using dielectric thinning | |
WO2019117929A1 (en) | Wafer-scale manufacturing of josephson junctions for qubits | |
US20230138353A1 (en) | Superconducting microwave filters and filter elements for quantum devices | |
US20160148991A1 (en) | Precision intralevel metal capacitor fabrication | |
Zhao et al. | Performance comparison of high resistivity silicon, silicon with grounding plane and glass as substrate of ion trap for quantum information processing | |
Cruz et al. | Design, microfabrication, and analysis of micrometer-sized cylindrical ion trap arrays | |
Tao et al. | Fabrication and characterization of surface electrode ion trap for quantum computing | |
Tao et al. | 3D integration of CMOS-compatible surface electrode ion trap and silicon photonics for scalable quantum computing | |
Apriyana et al. | Design and development of single-qubit ion trap on glass and Si substrates with RF analysis and performance benchmarking | |
Tseng et al. | Increased multilayer fabrication and RF characterization of a high-density stacked MIM capacitor based on selective etching | |
Tao et al. | Surface-electrode ion trap with ground structures for minimizing the dielectric loss in the Si substrate |