Thorpe et al., 1998 - Google Patents
Analysis of process yield in low cost flip chip on board assembly processesThorpe et al., 1998
- Document ID
- 15215868417103055034
- Author
- Thorpe R
- McGovern L
- Baldwin D
- Publication year
- Publication venue
- ASME International Mechanical Engineering Congress and Exposition
External Links
Snippet
As a concept to achieve high throughput low cost flip chip on board (FCOB) assembly, a process development activity has been undertaken implementing next generation flip chip processing based on large area underfill printing, integrated chip placement and underfill …
- 238000000034 method 0 title abstract description 66
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Thorpe et al. | High throughput flip chip processing and reliability analysis using no-flow underfills | |
| Thorpe et al. | Analysis of process yield in low cost flip chip on board assembly processes | |
| Thorpe et al. | Yield analysis and process modeling of low cost, high throughput flip chip assembly based on no-flow underfill materials | |
| Beddingfield et al. | The effects of flux materials on the moisture sensitivity and reliability of flip-chip-on-board assemblies | |
| Schubert et al. | Numerical and experimental investigations of large IC flip chip attach | |
| Gamota et al. | Materials to integrate the solder reflow and underfill encapsulation processes for flip chip on board assembly | |
| Zhang et al. | Thermal fatigue properties of lead-free solders on Cu and NiP under bump metallurgies | |
| Chan et al. | Study of the self-alignment of no-flow underfill for micro-BGA assembly | |
| Toleno et al. | Processing and reliability of corner bonded CSPs | |
| Ong et al. | Underfill selection, characterization, and reliability study for fine-pitch, large die Cu/Low-K flip chip package | |
| Zhao et al. | Processing of fluxing underfills for flip chip-on-laminate assembly | |
| Smith et al. | A reliability and failure mode analysis of no flow underfill materials for low cost flip chip assembly | |
| Oppert et al. | Wafer level solder bumping and flip chip assembly with solder balls down to 30μm | |
| Li et al. | Design, processing and reliability characterizations of a 3D-WLCSP packaged component | |
| ZHONG et al. | Flip chip on FR-4, ceramics and flex | |
| Gamota et al. | Encapsulant materials systems for flip‐chip‐on‐board assemblies: addressing manufacturing issues | |
| Lu et al. | Solder wetting in a wafer-level flip chip assembly | |
| Nah et al. | A study on coining processes of solder bumps on organic substrates | |
| Oppert et al. | Methods of Micro Ball Bumping for Wafer Level & 3-Dimensional Application using Solder Sphere Transfer and Solder Jetting | |
| Rajoo et al. | Super stretched solder interconnects for wafer level packaging | |
| Lall et al. | Reliability characterization of the SLICC package | |
| Lin et al. | Low-cost and fine-pitch micro-ball mounting technology for WLCSP | |
| Schober et al. | Reliability study of copper pillar bump interconnects for acoustic wave-wafer level package | |
| Lim et al. | Reliability performance of stretch solder interconnections | |
| Lee | Fundamentals of Bonding Technology and Process Materials for 2.5/3D Packages |