Hoseini et al., 2014 - Google Patents
Macro modeling approach for semi-digital smart integrated circuitsHoseini et al., 2014
View PDF- Document ID
- 14930885036451121240
- Author
- Hoseini Z
- Lee K
- Kim B
- Publication year
- Publication venue
- Frontier and innovation in future computing and communications
External Links
Snippet
This work presents a macro modeling approach for semi-digital smart integrated circuits. The proposed macro model models the behavior of the key circuit block used for semi-digital smart integrated circuits which is the time-to-voltage converter. Furthermore, the macro …
- 238000005457 optimization 0 abstract description 4
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Sabarathinam et al. | Implementation and study of the nonlinear dynamics of a memristor-based Duffing oscillator | |
Vista et al. | High frequency meminductor emulator employing VDTA and its application | |
US9026964B2 (en) | Intelligent metamodel integrated Verilog-AMS for fast and accurate analog block design exploration | |
Pandey et al. | Current mode full‐wave rectifier based on a single MZC‐CDTA | |
KR20220048941A (en) | Systems, methods, and computer program products for transistor compact modeling using artificial neural networks | |
Hayati et al. | CNT-MOSFET modeling based on artificial neural network: Application to simulation of nanoscale circuits | |
Jain et al. | A new SPICE macro model of single electron transistor for efficient simulation of single-electronics circuits | |
Barra et al. | Simulink behavioral modeling of a 10-bit pipelined ADC | |
Menekay et al. | Novel high-precision current-mode circuits based on the MOS-translinear principle | |
Beyraghi et al. | CMOS design of a four-quadrant multiplier based on a novel squarer circuit | |
Ni et al. | A low-power temperature-compensated CMOS relaxation oscillator | |
Molinar‐Solis et al. | Free class‐AB flipped voltage follower using bulk‐driven technique | |
Srivastava et al. | FGMOS transistor based low voltage and low power fully programmable Gaussian function generator | |
Hoseini et al. | Macro modeling approach for semi-digital smart integrated circuits | |
Severo et al. | Simulated annealing to improve analog integrated circuit design: Trade-offs and implementation issues | |
Vlassis et al. | Automatic tuning circuit for bulk‐controlled subthreshold MOS resistors | |
Benko et al. | Innovative approach for electrical characterisation of pseudo‐resistors | |
Shin et al. | Small-area and compact CMOS emulator circuit for CMOS/nanoscale memristor co-design | |
Soni et al. | Highly accurate memristor modelling using MOS transistor for analog applications | |
Agarwal et al. | Design and simulation of octal-to-binary encoder using capacitive single-electron transistors (C-SETs) | |
Purushothaman et al. | A new delay model and geometric programming-based design automation for latched comparators | |
Zardalidis et al. | Design and simulation of a nanoelectronic single electron 2–4 decoder using a novel simulator | |
Ray et al. | Switching architecture for CMOS exponential function generators eliminating squarer/multiplier circuits | |
Zheng et al. | iVAMS: Intelligent metamodel-integrated Verilog-AMS for circuit-accurate system-level mixed-signal design exploration | |
Benito et al. | A low-area reference-free power supply sensor |