[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Jabeur et al., 2011 - Google Patents

Fine-grain reconfigurable logic cells based on double-gate CNTFETs

Jabeur et al., 2011

Document ID
14918070486115469343
Author
Jabeur K
Yakymets N
O'Connor I
Le-Beux S
Publication year
Publication venue
Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI

External Links

Snippet

This paper presents 2-inputs cells designed to perform reconfigurable operations in nanometric systems exploiting the ambipolar property of double-gate (DG) carbon nanotube (CNT) FETs. Previous work [1] described a dynamic logic cell generating only 14 functions …
Continue reading at dl.acm.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
    • H03K3/356121—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit with synchronous operation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits

Similar Documents

Publication Publication Date Title
Rai et al. Designing efficient circuits based on runtime-reconfigurable field-effect transistors
Ben-Jamaa et al. An efficient gate library for ambipolar CNTFET logic
Mahmoodi-Meimand et al. Diode-footed domino: A leakage-tolerant high fan-in dynamic circuit design style
Liu et al. A carry lookahead adder based on hybrid CMOS-memristor logic circuit
Gaillardon et al. Advanced system on a chip design based on controllable-polarity FETs
Venkatesan et al. Spintastic: Spin-based stochastic logic for energy-efficient computing
Cunha et al. Quaternary look-up tables using voltage-mode CMOS logic design
Pittala et al. Biasing Techniques: Validation of 3 to 8 Decoder Modules Using 18nm FinFET Nodes
Zukoski et al. Universal logic modules based on double-gate carbon nanotube transistors
Nishad et al. Analysis of low power high performance XOR gate using GDI technique
Jabeur et al. Fine-grain reconfigurable logic cells based on double-gate CNTFETs
Vana et al. C $^\text {2} $ TIG: Dynamic C $^\text {2} $ MOS Design Based on Three-Independent-Gate Field-Effect Transistors
Abutaleb A new static differential design style for hybrid SET–CMOS logic circuits
Sharma et al. Low power 8-bit ALU design using full adder and multiplexer
Mamdouh et al. Design of efficient ai accelerator building blocks in quantum-dot cellular automata (QCA)
Jabeur et al. Ambipolar double-gate FET binary-decision-diagram (Am-BDD) for reconfigurable logic cells
Mirzaee et al. Optimized adder cells for ternary ripple-carry addition
Moradi et al. An applicable high-efficient CNTFET-based full adder cell for practical environments
Jabeur et al. Ambipolar independent double gate FET (Am-IDGFET) for the design of compact logic structures
Jabeur et al. Reducing transistor count in clocked standard cells with ambipolar double-gate FETs
Abutaleb Design and simulation of novel TLG–SET based configurable logic cells
Li et al. An area-efficient ternary full adder using hybrid SET-MOS technology
Kumar et al. Signal aware energy efficient approach for low power full adder design with adiabatic logic
Liu et al. Novel CNTFET-based reconfigurable logic gate design
Raju et al. State of art design: novel realization of FinFET based adder cells