Chattopadhyay et al., 2024 - Google Patents
Deep learning based graph neural network technique for hardware trojan detection at register transfer levelChattopadhyay et al., 2024
- Document ID
- 14831857708215605530
- Author
- Chattopadhyay A
- Bisariya S
- Patel A
- Sunkara S
- Sutrakar V
- Publication year
- Publication venue
- 2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)
External Links
Snippet
The presence of Hardware Trojans (HTs) poses a significant risk to the integrity and security of integrated circuits (ICs), as they can compromise the functionality and reliability of electronic systems. Traditional HT detection techniques rely heavily on reference designs …
- 238000001514 detection method 0 title abstract description 37
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/504—Formal methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
- G06F21/55—Detecting local intrusion or implementing counter-measures
- G06F21/56—Computer malware detection or handling, e.g. anti-virus arrangements
- G06F21/562—Static detection
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
- G06K9/36—Image preprocessing, i.e. processing the image information without deciding about the identity of the image
- G06K9/46—Extraction of features or characteristics of the image
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
- G06K9/62—Methods or arrangements for recognition using electronic means
- G06K9/6267—Classification techniques
- G06K9/6268—Classification techniques relating to the classification paradigm, e.g. parametric or non-parametric approaches
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Yasaei et al. | Gnn4tj: Graph neural networks for hardware trojan detection at register transfer level | |
Alrahis et al. | GNN-RE: Graph neural networks for reverse engineering of gate-level netlists | |
Kulkarni et al. | Real-time anomaly detection framework for many-core router through machine-learning techniques | |
Fyrbiak et al. | Graph similarity and its applications to hardware security | |
Yasaei et al. | Hardware trojan detection using graph neural networks | |
Yu et al. | HW2VEC: A graph learning tool for automating hardware security | |
Liakos et al. | Conventional and machine learning approaches as countermeasures against hardware trojan attacks | |
Yasaei et al. | GNN4IP: Graph neural network for hardware intellectual property piracy detection | |
Yasaei et al. | Golden reference-free hardware trojan localization using graph convolutional network | |
Islam et al. | High-level synthesis of key-obfuscated RTL IP with design lockout and camouflaging | |
Lu et al. | Gramsdet: Hardware trojan detection based on recurrent neural network | |
Alrahis et al. | Graph neural networks: A powerful and versatile tool for advancing design, reliability, and security of ICs | |
Hassan et al. | Circuit topology-aware vaccination-based hardware trojan detection | |
Koblah et al. | A survey and perspective on artificial intelligence for security-aware electronic design automation | |
Alrahis et al. | Embracing graph neural networks for hardware security | |
Murovič et al. | Genetically optimized massively parallel binary neural networks for intrusion detection systems | |
Abbasi et al. | Formal verification of gate-level multiple side channel parameters to detect hardware Trojans | |
Fendri et al. | A deep-learning approach to side-channel based CPU disassembly at design time | |
Dou et al. | Security analysis of hardware trojans on approximate circuits | |
Nozawa et al. | Generating adversarial examples for hardware-trojan detection at gate-level netlists | |
Chattopadhyay et al. | Deep learning based graph neural network technique for hardware trojan detection at register transfer level | |
Hashemi et al. | Graph centrality algorithms for hardware trojan detection at gate-level netlists | |
Utyamishev et al. | Knowledge graph embedding and visualization for pre-silicon detection of hardware Trojans | |
Sengupta et al. | Low‐cost security aware HLS methodology | |
Nair et al. | Netlist Whisperer: AI and NLP Fight Circuit Leakage! |