[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Forte et al., 2012 - Google Patents

Manipulating manufacturing variations for better silicon-based physically unclonable functions

Forte et al., 2012

Document ID
14824084658147000611
Author
Forte D
Srivastava A
Publication year
Publication venue
2012 IEEE Computer Society Annual Symposium on VLSI

External Links

Snippet

Physically Unclonable Functions (PUFs) provide interesting solutions to tnany security related issues. For instance, silicon-based PUFs are novel circuits that exploit manufacturing variations to extract unique signatures from chips. Such signatures are convenient for chip …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5068Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081Layout analysis, e.g. layout verification, design rule check
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58Random or pseudo-random number generators
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/32Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials
    • H04L9/3271Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials using challenge-response
    • H04L9/3278Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials using challenge-response using physically unclonable functions [PUF]
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04Generating or distributing clock signals or signals derived directly therefrom
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78Power analysis and optimization

Similar Documents

Publication Publication Date Title
Satpathy et al. A 4-fJ/b delay-hardened physically unclonable function circuit with selective bit destabilization in 14-nm trigate CMOS
Rahman et al. An aging-resistant RO-PUF for reliable key generation
Cao et al. A low power diode-clamped inverter-based strong physical unclonable function for robust and lightweight authentication
Zhuang et al. A strong subthreshold current array PUF resilient to machine learning attacks
Xiao et al. Bit selection algorithm suitable for high-volume production of SRAM-PUF
Rahman et al. ARO-PUF: An aging-resistant ring oscillator PUF design
Kodýtek et al. Improved ring oscillator PUF on FPGA and its properties
Ganta et al. Study of IC aging on ring oscillator physical unclonable functions
Habib et al. Efficient sr-latch PUF
Xu et al. Mathematical modeling analysis of strong physical unclonable functions
Bhargava et al. Attack resistant sense amplifier based PUFs (SA-PUF) with deterministic and controllable reliability of PUF responses
Kumar et al. On design of temperature invariant physically unclonable functions based on ring oscillators
Forte et al. On improving the uniqueness of silicon-based physically unclonable functions via optical proximity correction
Xu et al. Understanding sources of variations in flash memory for physical unclonable functions
Huang et al. Design guidelines and feedback structure of ring oscillator PUF for performance improvement
Mispan et al. NBTI aging evaluation of PUF-based differential architectures
Cortez et al. Intelligent voltage ramp-up time adaptation for temperature noise reduction on memory-based PUF systems
Islam et al. On enhancing reliability of weak PUFs via intelligent post-silicon accelerated aging
Rahman et al. Reliability vs. security: Challenges and opportunities for developing reliable and secure integrated circuits
US11861050B2 (en) SR flip-flop based physical unclonable functions for hardware security
Forte et al. Manipulating manufacturing variations for better silicon-based physically unclonable functions
Rahman et al. Enhancing noise sensitivity of embedded SRAMs for robust true random number generation in SoCs
Kumar et al. On manufacturing aware physical design to improve the uniqueness of silicon-based physically unclonable functions
Chowdhury et al. A weak asynchronous reset (ARES) PUF using start-up characteristics of null conventional logic gates
Xu et al. Adaptive characterization and emulation of delay-based physical unclonable functions using statistical models