[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Jones et al., 1988 - Google Patents

A 9-kbit associative memory for high-speed parallel processing applications

Jones et al., 1988

Document ID
14841224855262265784
Author
Jones S
Jalowiecki I
Hedge S
Lea R
Publication year
Publication venue
IEEE journal of solid-state circuits

External Links

Snippet

The authors discuss the design, development and implementation of the 9-kb (256-word* 37- bit) associative memory used in the single-chip array processing element (SCAPE) chip, a CMOS VLSI associative parallel processor (APP) that integrates 256 associative processing …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction for memory cells of the field-effect type
    • G11C11/419—Read-write circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Similar Documents

Publication Publication Date Title
US11335387B2 (en) In-memory computing circuit for fully connected binary neural network
Jones et al. A 9-kbit associative memory for high-speed parallel processing applications
Mai et al. Low-power SRAM design using half-swing pulse-mode techniques
US4442508A (en) Storage cells for use in two conductor data column storage logic arrays
US4780845A (en) High density, dynamic, content-addressable memory cell
JP3851224B2 (en) Content address memory device
US7746709B2 (en) Memory circuit with decoupled read and write bit lines and improved write stability
EP0600142B1 (en) High performance single port RAM generator architecture
US7668035B2 (en) Memory circuits with reduced leakage power and design structures for same
Aipperspach et al. A 0.2-/spl mu/m, 1.8-V, SOI, 550-MHZ, 64-b PowerPC microprocessor with copper interconnects
Apostolidis et al. Design and simulation of 6T SRAM cell architectures in 32nm technology
EP0233968B1 (en) Non-clocked static memory cell
US10916323B2 (en) Memory interface latch with integrated write-through and fence functions
Tamura et al. A 4-ns BiCMOS translation-lookaside buffer
US10229748B1 (en) Memory interface latch with integrated write-through function
O'Connor The twin-port memory cell
Burr Digital neurochip design
Jones Design, selection and implementation of a content-addressable memory for a VLSI CMOS chip architecture
Fenstermaker et al. A low-power generator-based FIFO using ring pointers and current-mode sensing
Bai et al. Triple-node-upset self-recoverable latch design for aerospace applications
US20220359015A1 (en) Latch bit cells
Saluja et al. Testable design of large random access memories
EP0288774A2 (en) High density, high performance register file circuit
Tamba et al. A 1.5-ns 256-kb BiCMOS SRAM with 60-ps 11-k logic gates
Miller et al. Rapid design of testable, high-performance/capacity associative memories