[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Biswas et al., 2014 - Google Patents

An efficient VLSI architecture for motion estimation using new three step search algorithm

Biswas et al., 2014

Document ID
14639065990912871353
Author
Biswas B
Mukherjee R
Chakrabarti I
Publication year
Publication venue
TENCON 2014-2014 IEEE Region 10 Conference

External Links

Snippet

This paper presents an efficient VLSI architecture for the implementation of Motion Estimation (ME) for real-time video processing using New Three Step Search Algorithm (NTSS). The proposed architecture employs sequential processing of pixels with a view to …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
    • H04N19/51—Motion estimation or motion compensation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/43—Hardware specially adapted for motion estimation or compensation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724—Finite field arithmetic
    • G06F7/726—Inversion; Reciprocal calculation; Division of elements of a finite field

Similar Documents

Publication Publication Date Title
US8345764B2 (en) Motion estimation device having motion estimation processing elements with adder tree arrays
US8509567B2 (en) Half pixel interpolator for video motion estimation accelerator
Biswas et al. Efficient architecture of adaptive rood pattern search technique for fast motion estimation
Akin et al. High performance hardware architectures for one bit transform based motion estimation
Biswas et al. An efficient VLSI architecture for motion estimation using new three step search algorithm
Ho et al. A high performance hardware architecture for multi-frame hierarchical motion estimation
Mert et al. Low complexity HEVC sub-pixel motion estimation technique and its hardware implementation
Mukherjee et al. High performance VLSI architecture for three-step search algorithm
Mukherjee VLSI architecture design of motion estimation block with hexagon-diamond search pattern for real-time video processing
Mukherjee et al. Fast adaptive motion estimation algorithm and its efficient VLSI system for high definition videos
Thang et al. An optimized hardware design of Integer Motion Estimation HEVC for encoding 8K video
Akin et al. High performance hardware architectures for one bit transform based single and multiple reference frame motion estimation
Biswas et al. An efficient VLSI architecture of the enhanced three step search algorithm
Shah et al. Implementation of sum of absolute difference using optimized partial summation term reduction
Dinh et al. A novel parallel hardware architecture for inter motion estimation in HEVC
Berns et al. A flexible motion estimation chip for variable size block matching
Mukherjee et al. Speed-area optimized VLSI architecture of hexagonal search algorithm for Motion Estimation of 512 * 512 512× 512 frames
Ndili et al. Fast algorithm and efficient architecture for integer and fractional motion estimation
KR100359091B1 (en) Motion estimation device
Thang et al. High throughput and low cost memory architecture for full search integer motion estimation in HEVC
Mukherjee et al. High performance VLSI design of diamond search algorithm for fast motion estimation
Pyen et al. An efficient hardware architecture for full-search variable block size motion estimation in H. 264/AVC
Ho Design and implementation of a fast multi-frame hierarchical motion estimation circuit
Taşdizen et al. High performance hardware architectures for a hexagon-based motion estimation algorithm
US9667960B1 (en) Low complexity cost function for sub-pixel motion estimation