Lopes et al., 2017 - Google Patents
Evaluation of CGRA architecture for real-time processing of biological signals on wearable devicesLopes et al., 2017
- Document ID
- 14621416764449520997
- Author
- Lopes J
- Sousa D
- Ferreira J
- Publication year
- Publication venue
- 2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)
External Links
Snippet
This paper describes the design and implementation of a coarse-grained reconfigurable array (CGRA) for low-power biological signal processing. It uses an use-case-driven approach which explores the application domain and gathers common requirements. The …
- 238000011156 evaluation 0 title description 7
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
- G06F1/3237—Power saving by disabling clock generation or distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F19/00—Digital computing or data processing equipment or methods, specially adapted for specific applications
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Lopes et al. | Evaluation of CGRA architecture for real-time processing of biological signals on wearable devices | |
Rocha et al. | Binary CorNET: Accelerator for HR estimation from wrist-PPG | |
Lee et al. | RISC-V CNN coprocessor for real-time epilepsy detection in wearable application | |
Duch et al. | HEAL-WEAR: An ultra-low power heterogeneous system for bio-signal analysis | |
Yan et al. | Efficient reward-based structural plasticity on a SpiNNaker 2 prototype | |
Gu et al. | A lightweight convolutional neural network hardware implementation for wearable heart rate anomaly detection | |
de Carvalho Junior et al. | A heart disease recognition embedded system with fuzzy cluster algorithm | |
Kerdjidj et al. | An FPGA implementation of the matching pursuit algorithm for a compressed sensing enabled e-Health monitoring platform | |
Page et al. | Low-power manycore accelerator for personalized biomedical applications | |
Shoaib et al. | Algorithm-driven architectural design space exploration of domain-specific medical-sensor processors | |
Kulkarni et al. | Sketching-based high-performance biomedical big data processing accelerator | |
CN111387936A (en) | Sleep stage identification method, device and equipment | |
Sohal et al. | FPGA implementation of collateral and sequence pre-processing modules for low power ECG denoising module | |
Martinez-Rau et al. | A 4 μ w low-power audio processor system for real-time jaw movements recognition in grazing cattle | |
Patel et al. | Coarse grained reconfigurable array based architecture for low power real-time seizure detection | |
Zanoli et al. | An Error-Based Approximation Sensing Circuit for Event-Triggered Low-Power Wearable Sensors | |
Sriramoju et al. | SKETCHING-BASED HIGH-PERFORMANCE BIG DATA PROCESSING ACCELERATOR | |
Risman et al. | FPGA design and implementation of Electrocardiogram biomedical embedded system | |
Chen et al. | Acceleration of Bucket-Assisted Fast Sample Entropy for Biomedical Signal Analysis | |
Watanabe et al. | An architectural study for inference coprocessor core at the edge in IoT sensing | |
Schibon et al. | Saving energy on wrist-mounted inertial sensors by motion-adaptive duty-cycling in free-living | |
Mikos et al. | A neural network accelerator with integrated feature extraction processor for a freezing of gait detection system | |
Lopes | Configurable coarse-grained array architecture for processing of biological signals | |
Loh et al. | Stream Processing Architectures for Continuous ECG Monitoring Using Subsampling-Based Classifiers | |
de Bruin et al. | BrainWave: An energy-efficient EEG monitoring system-Evaluation and trade-offs |