Yang et al., 2023 - Google Patents
Towards Timing-Driven Routing: An Efficient Learning Based Geometric ApproachYang et al., 2023
- Document ID
- 14691734348952658488
- Author
- Yang L
- Sun G
- Ding H
- Publication year
- Publication venue
- 2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)
External Links
Snippet
As the rapid increasing of the circuits complexity, it is urgent to develop efficient algorithmic techniques for EDA. In this paper, we consider the routing problem which is a key part for designing high-quality chips. In particular, we combine both the max path length and total …
- 238000013459 approach 0 title abstract description 8
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/12—Computer systems based on biological models using genetic models
- G06N3/126—Genetic algorithms, i.e. information processing using digital simulations of the genetic system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5072—Floorplanning, e.g. partitioning, placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5077—Routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/08—Learning methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30943—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type
- G06F17/30946—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type indexing structures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/08—Multi-objective optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q10/00—Administration; Management
- G06Q10/04—Forecasting or optimisation, e.g. linear programming, "travelling salesman problem" or "cutting stock problem"
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20240005168A1 (en) | Control sequence generation system and methods | |
Deb et al. | A taxonomy for metamodeling frameworks for evolutionary multiobjective optimization | |
Xu et al. | GoodFloorplan: Graph convolutional network and reinforcement learning-based floorplanning | |
Singh et al. | A review on VLSI floorplanning optimization using metaheuristic algorithms | |
CN105117326A (en) | Test case set generation method based on combination chaotic sequence | |
US20220398373A1 (en) | Multi-stage fpga routing method for optimizing time division multiplexing | |
Amini et al. | Generalizable floorplanner through corner block list representation and hypergraph embedding | |
Yetış et al. | Optimization of mass customization process using quantum-inspired evolutionary algorithm in industry 4.0 | |
Lu et al. | Doomed run prediction in physical design by exploiting sequential flow and graph learning | |
Yang et al. | Towards Timing-Driven Routing: An Efficient Learning Based Geometric Approach | |
Zhao et al. | Signal-Division-Aware Analog Circuit Topology Synthesis Aided by Transfer Learning | |
Gavrilov et al. | Clustering optimization based on simulated annealing algorithm for reconfigurable systems-on-chip | |
Guan et al. | Thermal-Aware Fixed-Outline 3-D IC Floorplanning: An End-to-End Learning-Based Approach | |
JPWO2016174725A1 (en) | Calculation method using computer and neural network | |
Kampolis et al. | Distributed evolutionary algorithms with hierarchical evaluation | |
Amiri et al. | A multiobjective hybrid evolutionary algorithm for clustering in social networks | |
US11113623B2 (en) | Multi-sample system for emulating a quantum computer and methods for use therewith | |
Kochetov | Computational bounds for local search in combinatorial optimization | |
Shanavas et al. | Wirelength minimization in partitioning and floorplanning using evolutionary algorithms | |
Shetty et al. | Structure learning of Bayesian networks using a semantic genetic algorithm-based approach | |
Leng et al. | An effective multi-level algorithm based on ant colony optimization for bisecting graph | |
Camelo et al. | Cayley-graph-based data centers and space requirements of a routing scheme using automata | |
Singh et al. | Optimization of vlsi floorplanning problem using a novel genetic algorithm | |
Li et al. | Evolutionary algorithm for multiobjective optimization based on density estimation ranking | |
Subbaraj et al. | Parallel genetic algorithm for VLSI standard cell placement |