[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Reed, 1983 - Google Patents

A simulation study of multimicrocomputer networks

Reed, 1983

View PDF
Document ID
14661113745973072501
Author
Reed D
Publication year

External Links

Snippet

Recent developments in integrated circuit technology have suggested a new building block for parallel processing system::;: the single chip computer. This building block makes iL economically feaSible to interconnect large numbers of computers to ferm a …
Continue reading at docs.lib.purdue.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G06F15/17387—Three dimensional, e.g. hypercubes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G06F15/17381—Two dimensional, e.g. mesh, torus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023—Two dimensional arrays, e.g. mesh, torus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources

Similar Documents

Publication Publication Date Title
Kung et al. Synchronous versus asynchronous computation in very large scale integrated (VLSI) array processors
Eshaghian Parallel algorithms for image processing on OMC
Serrano et al. Optimal architectures and algorithms for mesh-connected parallel computers with separable row/column buses
Reed A simulation study of multimicrocomputer networks
Fisher et al. Synchronizing large systolic arrays
Mazumder Evaluation of on-chip static interconnection networks
Jones et al. Performance of a parallel algorithm for standard cell placement on the Intel hypercube
Ould-Khaoua et al. Comparative evaluation of hypermesh and multi-stage interconnection networks
Reed The performance of multimicrocomputer networks supporting dynamic workloads
Kang et al. Full-duplex inter-group all-to-all broadcast algorithms with optimal bandwidth
García et al. An algorithm for dynamic reconfiguration of a multicomputer network
Fang et al. Embedding meshes and TORUS networks onto degree-four chordal rings
Zhang et al. Optimizing data intensive flows for networks on chips
Hsu et al. The impact of wiring constraints on hierarchical network performance
Wang et al. A framework for dynamic resource assignment and scheduling on reconfigurable mixed-mode on-chip multiprocessors
Salisbury et al. Modeling communication locality in multiprocessors
Choudhary et al. A reconfigurable and hierarchical parallel processing architecture: Performance results for stereo vision
Sarrafzadeh et al. Parallel architectures for iterative image restoration
CN106383791A (en) Memory block combination method and apparatus based on non-uniform memory access architecture
Campbell Further results with algorithmic skeletons for the clumps model of parallel computation
Maziarz et al. Rapid prototyping of parallel processing systems on TESH network
Santos et al. Efficient simulation based on sweep selection for 2-d and 3-d ising spin models on hierarchical clusters
Ye et al. Estimating the Impact of Communication Schemes for Distributed Graph Processing
Katsaggelos et al. Parallel processing architectures for iterative image restoration
Eshaghian et al. Fine grain image computations on electro-optical arrays