[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Schemmel et al., 2001 - Google Patents

A VLSI implementation of an analog neural network suited for genetic algorithms

Schemmel et al., 2001

View PDF
Document ID
14234577077033219580
Author
Schemmel J
Meier K
Schürmann F
Publication year
Publication venue
Evolvable Systems: From Biology to Hardware: 4th International Conference, ICES 2001 Tokyo, Japan, October 3–5, 2001 Proceedings 4

External Links

Snippet

The usefulness of an artificial analog neural network is closely bound to its trainability. This paper introduces a new analog neural network architecture using weights determined by a genetic algorithm. The first VLSI implementation presented in this paper achieves 200 giga …
Continue reading at www.kip.uni-heidelberg.de (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/08—Learning methods
    • G06N3/082—Learning methods modifying the architecture, e.g. adding or deleting nodes or connections, pruning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/04—Architectures, e.g. interconnection topology
    • G06N3/0472—Architectures, e.g. interconnection topology using probabilistic elements, e.g. p-rams, stochastic processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/12—Computer systems based on biological models using genetic models
    • G06N3/126—Genetic algorithms, i.e. information processing using digital simulations of the genetic system
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/565—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using capacitive charge storage elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass

Similar Documents

Publication Publication Date Title
Wang et al. In situ training of feed-forward and recurrent convolutional memristor networks
US11842770B2 (en) Circuit methodology for highly linear and symmetric resistive processing unit
Marinella et al. Multiscale co-design analysis of energy, latency, area, and accuracy of a ReRAM analog neural training accelerator
US8275727B2 (en) Hardware analog-digital neural networks
US8898097B2 (en) Reconfigurable and customizable general-purpose circuits for neural networks
US5479579A (en) Cascaded VLSI neural network architecture for on-line learning
US5202956A (en) Semiconductor neural network and operating method thereof
US20180075339A1 (en) Neural network hardware accelerator architectures and operating method thereof
US5148514A (en) Neural network integrated circuit device having self-organizing function
Hu et al. Memristor crossbar based hardware realization of BSB recall function
Liu et al. A scalable time-based integrate-and-fire neuromorphic core with brain-inspired leak and local lateral inhibition capabilities
US5167008A (en) Digital circuitry for approximating sigmoidal response in a neural network layer
CN111194467A (en) Differential memristor circuit
Schemmel et al. A VLSI implementation of an analog neural network suited for genetic algorithms
Wang et al. Neuromorphic processors with memristive synapses: Synaptic interface and architectural exploration
Ananthakrishnan et al. All-passive hardware implementation of multilayer perceptron classifiers
Truong Single crossbar array of memristors with bipolar inputs for neuromorphic image recognition
Pagliarini et al. A probabilistic synapse with strained MTJs for spiking neural networks
Yeo et al. Stochastic implementation of the activation function for artificial neural networks
Caviglia et al. Effects of weight discretization on the back propagation learning method: Algorithm design and hardware realization
Ishii et al. Hardware-backpropagation learning of neuron MOS neural networks
Serrano-Gotarrdeona et al. An ART1 microchip and its use in multi-ART1 systems
US5212766A (en) Neural network representing apparatus having self-organizing function
KR0183406B1 (en) Capacitive structures for weighted summation, as used in neural nets
Akers et al. A limited-interconnect, highly layered synthetic neural architecture