[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Esmark et al., 2000 - Google Patents

Advanced 2D/3D ESD device simulation-a powerful tool already used in a pre-Si phase

Esmark et al., 2000

Document ID
14230995555981398194
Author
Esmark K
Stadler W
Wendel M
Gossner H
Guggenmos X
Fichtner W
Publication year
Publication venue
Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No. 00TH8476)

External Links

Snippet

The tremendous advantages of adequate 2D/3D device simulations for ESD optimization are demonstrated. The pre-silicon ESD-protection concept of a new CMOS technology was completely based on high-current IV characteristics simulated for different NMOS variations …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2855—Environmental, reliability or burn-in testing
    • G01R31/286—External aspects, e.g. related to chambers, contacting devices or handlers
    • G01R31/2868—Complete testing stations; systems; procedures; software aspects
    • G01R31/287—Procedures; Software aspects
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices

Similar Documents

Publication Publication Date Title
Esmark et al. Advanced 2D/3D ESD device simulation-a powerful tool already used in a pre-Si phase
Amerasekera et al. ESD in silicon integrated circuits
Vinson et al. Electrostatic discharge in semiconductor devices: an overview
US6493850B2 (en) Integrated circuit design error detector for electrostatic discharge and latch-up applications
Gossner et al. Simulation methods for ESD protection development
Diaz et al. Circuit-level electrothermal simulation of electrical overstress failures in advanced MOS I/O protection devices
Wang et al. On-chip ESD protection design for integrated circuits: an overview for IC designers
Beebe Methodology for layout design and optimization of ESD protection transistors
US7024646B2 (en) Electrostatic discharge simulation
Li et al. Modeling and simulation of comprehensive diode behavior under electrostatic discharge stresses
Zhou et al. Compact thermal failure model for devices subject to electrostatic discharge stresses
Mergens et al. Modular approach of a high current MOS compact model for circuit-level ESD simulation including transient gate-coupling behaviour
Zhou et al. Modeling snapback of LVTSCR devices for ESD circuit simulation using advanced BJT and MOS models
Scholz et al. System-level ESD protection design using on-wafer characterization and transient simulations
Amerasekera et al. Prediction of ESD robustness in a process using 2D device simulations
Amerasekera et al. ESD in integrated circuits
Semenov et al. Novel gate and substrate triggering techniques for deep sub-micron ESD protection devices
Wolf et al. Bipolar model extension for MOS transistors considering gate coupling effects in the HBM ESD domain
Lee et al. A method for determining a transmission line pulse shape that produces equivalent results to human body model testing methods
Pogany et al. Measuring holding voltage related to homogeneous current flow in wide ESD protection structures using multilevel TLP
Mayaram et al. Electrothermal simulation tools for analysis and design of ESD protection devices (NMOSFET)
Karaca et al. 3-D TCAD methodology for simulating double-hysteresis filamentary I–V behavior and holding current in ESD protection SCRs
Henry et al. Transmission Line Pulse Testing of the ESD Protection Structures in ICs–A Failure Analyst’s Perspective
Smedes et al. The application of transmission line pulse testing for the ESD analysis of integrated circuits
Salman et al. NMOSFET ESD self-protection strategy and underlying failure mechanism in advanced 0.13-/spl mu/m CMOS technology