[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Qin et al., 2015 - Google Patents

Lessen Interflow Interference Using Virtual Channels Partitioning

Qin et al., 2015

Document ID
14128768954081882388
Author
Qin G
Zhu M
Xiao L
Ruan L
Publication year
Publication venue
The Computer Journal

External Links

Snippet

Interconnection networks are a significant consideration for high-performance computing and the datacenter. However, interflow interference seriously impacts the communication performance and even causes disastrous congestion. The paper reports a virtual channel …
Continue reading at academic.oup.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/253—Connections establishment or release between ports
    • H04L49/254—Centralized controller, i.e. arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks
    • H04L47/10—Flow control or congestion control
    • H04L47/12—Congestion avoidance or recovery
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/12—Shortest path evaluation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/256—Routing or path finding in ATM switching fabrics
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L67/00—Network-specific arrangements or communication protocols supporting networked applications
    • H04L67/10—Network-specific arrangements or communication protocols supporting networked applications in which an application is distributed across nodes in the network
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design

Similar Documents

Publication Publication Date Title
Ausavarungnirun et al. A case for hierarchical rings with deflection routing: An energy-efficient on-chip communication substrate
Ebrahimi et al. A light-weight fault-tolerant routing algorithm tolerating faulty links and routers
Loucif et al. Analysis of fully adaptive wormhole routing in tori
Mohtavipour et al. A novel packet exchanging strategy for preventing HoL-blocking in fat-trees
Jin et al. HARE: history-aware adaptive routing algorithm for endpoint congestion in networks-on-chip
Navaridas et al. Reducing complexity in tree-like computer interconnection networks
Mehranzadeh et al. DICA: destination intensity and congestion‐aware output selection strategy for network‐on‐chip systems
Shabka et al. Resource allocation in disaggregated data centre systems with reinforcement learning
Javadi et al. A performance model for analysis of heterogeneous multi-cluster systems
Qin et al. Lessen Interflow Interference Using Virtual Channels Partitioning
Jose et al. TRACKER: A low overhead adaptive NoC router with load balancing selection strategy
Indragandhi et al. Core performance based packet priority router for NoC-based heterogeneous multicore processor
Ould-Khaoua et al. On the design of hypermesh interconnection networks for multicomputers
Rahman et al. HTM: a new hierarchical interconnection network for future generation parallel computers
Vasiliadis et al. Class-based weighted fair queuing scheduling on quad-priority Delta Networks
Maglione-Mathey et al. Leveraging infiniband controller to configure deadlock-free routing engines for dragonflies
Sibai Design and evaluation of low latency interconnection networks for real-time many-core embedded systems
Vasiliadis et al. Modelling and performance evaluation of a novel internal-priority routing scheme for finite-buffered multistage interconnection networks
Tang et al. A case study of the odd-even turn model
Vasiliadis et al. Performance study of multilayered multistage interconnection networks under hotspot traffic conditions
Oxman et al. Buffered deflection routing for networks-on-chip
Kapre Hoplite-Q: Priority-aware routing in FPGA overlay NoCs
Sarbazi-Azad et al. Analytical modelling of wormhole-routed k-ary n-cubes in the presence of matrix-transpose traffic
Villar et al. Formalization and configuration methodology for high-radix combined switches
Li et al. Fault Tolerance and Packet Latency of Peer Fat-Trees