[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Singh et al., 2014 - Google Patents

Design & analysis of modified conditional data mapping flip-flop to ultra low power and high-speed applications

Singh et al., 2014

View PDF
Document ID
14185185686114516374
Author
Singh S
Mittal H
Publication year
Publication venue
Int. J. Sci. Res.

External Links

Snippet

In the history, the major issues of the VLSI designer were area, cost, performance, and reliability; power concern was typically of only lesser importance. But more than the last few years' power in the circuit is the major difficulty at the present days which is being faced by …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger

Similar Documents

Publication Publication Date Title
Wang et al. Low-power redundant-transition-free TSPC dual-edge-triggering flip-flop using single-transistor-clocked buffer
Huang et al. Anti-interference low-power double-edge triggered flip-flop based on C-elements
Sharma et al. A novel design of voltage and temperature resilient 9-T domino logic XOR/XNOR cell
Xiang et al. Design of a low-power pulse-triggered flip-flop with conditional clock technique
Vohrmann et al. A 65 nm standard cell library for ultra low-power applications
Singh et al. Design & analysis of modified conditional data mapping flip-flop to ultra low power and high-speed applications
Stojanovic et al. Comparative analysis of latches and flip-flops for high-performance systems
Lin et al. A new family of sequential elements with built-in soft error tolerance for dual-VDD systems
Arunya et al. Design Of 3 bit synchronous Counter using DLDFF
Sudheer et al. Design and implementation of embedded logic flip-flop for low power applications
Gupta et al. Low Power Design of SRFlipFlop Using 45nm Technology
Qi et al. A 13T radiation-hardened memory cell for low-voltage operation and ultra-low power space applications
Jyothula Low power aware pulse triggered flip flops using modified clock gating approaches
Abhishek et al. Low Power DET Flip-Flops Using C-Element
Bhuvana et al. A Survey on sequential elements for low power clocking system
Maheshwari A Comparative Analysis for Low-voltage, Low-power, and Low-energy Flip-flops
Yang et al. Fast and robust differential flipflops and their extension to multi-input threshold gates
Wang et al. Low Power Explicit-Pulsed Single-Phase-Clocking Dual-edge-triggering Pulsed Latch Using Transmission Gate
Muthukumar et al. Low-power and area-efficient 9-transistor double-edge triggered flip-flop
Zhao et al. Ultra-low-voltage low-power self-adaptive static pulsed latch
Raghav et al. Analytical study of high performance flip-flop circuits based on performance measurements
Balakumaresan et al. Design of Low Power Dual Trigger Sequential Circuit
Zhao et al. Clock Gating Flip-Flop using Embedded XoR Circuitry
Umadevi et al. Efficient Clocking System Using Sequential Elements With Low Power Consumption
SRIDHAR et al. LOW-POWER REDUNDANT-TRANSITION-FREE TSPC DUAL-EDGE-TRIGGERING FLIP-FLOP USING SINGLE-TRANSISTOR-CLOCKED BUFFER