[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Andrawes et al., 2012 - Google Patents

Null Convention logic circuits using balanced ternary on SOI

Andrawes et al., 2012

Document ID
14009739236851753890
Author
Andrawes S
Beckett P
Publication year
Publication venue
Proceedings of the 2011 2nd International Congress on Computer Applications and Computational Science: Volume 2

External Links

Snippet

We propose and analyze novel Ternary logic circuits targeting an asynchronous Null Convention Logic (NCL) pipeline where the Null value (ie Data not valid) is used to make the pipeline self-synchronizing and delay insensitive. A balanced Ternary logic system is …
Continue reading at link.springer.com (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
US8207758B2 (en) Ultra-low power multi-threshold asynchronous circuit design
Goel et al. Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style
Mathew et al. A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS
US7716625B2 (en) Logic circuit and method of logic circuit design
US8578224B2 (en) High density flip-flop with asynchronous reset
JP2011130405A (en) Reducing system of leakage current in sequence circuit
Zhou et al. Bit-Wise MTNCL: An ultra-low power bit-wise pipelined asynchronous circuit design methodology
Al Zahrani et al. Glitch-free design for multi-threshold CMOS NCL circuits
Andrawes et al. Null Convention logic circuits using balanced ternary on SOI
Lee et al. Low power null convention logic circuit design based on DCVSL
Parsan et al. SCL design of a pipelined 8051 ALU
Andrawes et al. Ternary circuits for NULL convention logic
Zhou Ultra-low power and radiation hardened asynchronous circuit design
Haulmark et al. Comprehensive comparison of null convention logic threshold gate implementations
Mehrotra et al. Design technique for simultaneous reduction of leakage power and contention current for wide fan-in domino logic based 32: 1 multiplexer circuit
Litvin et al. Self-reset logic for fast arithmetic applications
Kaur et al. Analysis of low power CMOS current comparison domino logic circuits in ultra deep submicron technologies
Choudhary et al. 2-Bit CMOS comparator by hybridizing PTL and pseudo logic
Di et al. Ultra-low power multi-threshold asynchronous circuit design
Uma et al. Performance of full adder with skewed logic
Rajesh et al. Investigations of carry look ahead adder at VDD= 1.0 V at 65nm CMOS technology for high speed and low power applications
Pandey et al. MCML Dynamic Register Design
Muthukumar et al. Low-power and area-efficient 9-transistor double-edge triggered flip-flop
Smith et al. Low-Power NCL Design
Dev et al. A new design technique for low power dynamic feedthrough logic with delay element