[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Suh et al., 2007 - Google Patents

Aegis: A single-chip secure processor

Suh et al., 2007

View PDF
Document ID
1394235232627648103
Author
Suh G
O'Donnell C
Devadas S
Publication year
Publication venue
IEEE Design & Test of Computers

External Links

Snippet

In this article, we introduce a single-chip secure processor called Aegis. In addition to supporting mechanisms to authenticate the platform and software, our processor incorporates mechanisms to protect the integrity and privacy of applications from physical …
Continue reading at class.ece.iastate.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/77—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in smart cards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/74—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information operating in dual or compartmented mode, i.e. at least one secure mode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/30—Authentication, i.e. establishing the identity or authorisation of security principals
    • G06F21/31—User authentication
    • G06F21/34—User authentication involving the use of external additional devices, e.g. dongles or smart cards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/78—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data
    • G06F21/79—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data in semiconductor storage media, e.g. directly-addressable memories

Similar Documents

Publication Publication Date Title
Suh et al. Aegis: A single-chip secure processor
Suh et al. AEGIS: A single-chip secure processor
Murdock et al. Plundervolt: Software-based fault injection attacks against Intel SGX
Qiu et al. Voltjockey: Breaching trustzone by software-controlled voltage manipulation over multi-core frequencies
Suh et al. Design and implementation of the AEGIS single-chip secure processor using physical random functions
Zhao et al. Providing root of trust for ARM TrustZone using on-chip SRAM
Awad et al. Obfusmem: A low-overhead access obfuscation for trusted memories
Lee et al. Architecture for protecting critical secrets in microprocessors
US9177153B1 (en) Verifying integrity and guaranteeing execution of code on untrusted computer platform
KR100692348B1 (en) Sleep protection
KR101735023B1 (en) Method and apparatus including architecture for protecting sensitive code and data
US8438658B2 (en) Providing sealed storage in a data processing device
Duc et al. Cryptopage: An efficient secure architecture with memory encryption, integrity and information leakage protection
Dave et al. Care: Lightweight attack resilient secure boot architecture with onboard recovery for risc-v based soc
Daniels et al. S μ v-the security microvisor: a virtualisation-based security middleware for the internet of things
Zambreno et al. SAFE-OPS: An approach to embedded software security
JP2022512051A (en) Integrity tree for memory integrity check
Buhren et al. Fault attacks on encrypted general purpose compute platforms
Sau et al. Survey of secure processors
Kanuparthi et al. Architecture support for dynamic integrity checking
Sepulveda et al. SEPUFSoC: Using PUFs for memory integrity and authentication in multi-processors system-on-chip
Kumar et al. Towards designing a secure RISC-V system-on-chip: ITUS
Ravi et al. Security is an architectural design constraint
Gross et al. Enhancing the Security of FPGA-SoCs via the Usage of ARM TrustZone and a Hybrid-TPM
WO2023001624A1 (en) Securely executing software based on cryptographically verified instructions