Rittman, 2004 - Google Patents
Challenges & Solutions of Signal Integrity in VDSM Physical DesignRittman, 2004
View PDF- Document ID
- 13826888394705045018
- Author
- Rittman D
- Publication year
External Links
Snippet
Today's nanometer design geometries put tremendous pressure on IC's design houses to maintain advanced design flows to achieve satisfactory level of predictability and productivity in the chip design process. Existing EDA design tools and methodologies are in …
- 239000002184 metal 0 abstract description 20
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
- G06F17/5031—Timing analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5077—Routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5072—Floorplanning, e.g. partitioning, placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/12—Design for manufacturability
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7103863B2 (en) | Representing the design of a sub-module in a hierarchical integrated circuit design and analysis system | |
US6665845B1 (en) | System and method for topology based noise estimation of submicron integrated circuit designs | |
US9495506B2 (en) | Methods for layout verification for polysilicon cell edge structures in FinFET standard cells using filters | |
US6449753B1 (en) | Hierarchical coupling noise analysis for submicron integrated circuit designs | |
US6507935B1 (en) | Method of analyzing crosstalk in a digital logic integrated circuit | |
US6536022B1 (en) | Two pole coupling noise analysis model for submicron integrated circuit design verification | |
Golshan | Physical design essentials | |
US7092838B1 (en) | Method and apparatus for the analysis and optimization of variability in nanometer technologies | |
Pompl et al. | Practical aspects of reliability analysis for IC designs | |
US9311440B2 (en) | System and method of electromigration avoidance for automatic place-and-route | |
CA2450143A1 (en) | Representing the design of a sub-module in a hierarchical integrated circuit design and analysis system | |
Bittlestone et al. | Architecting ASIC libraries and flows in nanometer era | |
Zachariah et al. | On modeling cross-talk faults [VLSI circuits] | |
Pant et al. | Static timing analysis considering power supply variations | |
Chaudhuri et al. | Advances in design and test of monolithic 3-D ICs | |
Mamikonyan et al. | IR drop estimation and optimization on DRAM memory using machine learning algorithms | |
Priya et al. | Early Register Transfer Level (RTL) power estimation in real-time System-on-Chips (SoCs) | |
US20070162879A1 (en) | System and Method for Approximating Intrinsic Capacitance of an IC Block | |
Rittman | Challenges & Solutions of Signal Integrity in VDSM Physical Design | |
Posser et al. | Electromigration Inside Logic Cells | |
Hoffman et al. | Deep submicron design techniques for the 500 MHz IBM S/390 G5 custom microprocessor | |
US10395000B1 (en) | Methods, systems, and computer program products for implementing an electronic design using voltage-based electrical analyses and simulations with corrections | |
Nassif | Impact of variability on power | |
Bandi et al. | Design in reliability for communication designs | |
Posser | Electromigration aware cell design |