[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Meribout et al., 2003 - Google Patents

A New Hardware Algorithm for Fast IP Routing Targeting Programmable Routers: Some Considerations

Meribout et al., 2003

View PDF
Document ID
13776784492792393256
Author
Meribout M
Motomura M
Publication year
Publication venue
International Conference on Network Control and Engineering for QoS, Security and Mobility

External Links

Snippet

While deployment of embedded and distributed network services imposes new demands for flexibility and programmability, IP address lookup has become significant performance bottleneck for the highest performance routers. Amid their vast array of academic and …
Continue reading at citeseerx.ist.psu.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/74—Address processing for routing
    • H04L45/745—Address table lookup or address filtering
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L29/00—Arrangements, apparatus, circuits or systems, not covered by a single one of groups H04L1/00 - H04L27/00 contains provisionally no documents
    • H04L29/02—Communication control; Communication processing contains provisionally no documents
    • H04L29/06—Communication control; Communication processing contains provisionally no documents characterised by a protocol
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/40—Wormhole routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks
    • H04L47/10—Flow control or congestion control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/12—Shortest path evaluation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/60—Router architecture
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
    • H04L69/12—Protocol engines, e.g. VLSIs or transputers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/54—Organization of routing tables
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/20—Support for services or operations
    • H04L49/201—Multicast or broadcast
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3009—Header conversion, routing tables or routing tags
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems

Similar Documents

Publication Publication Date Title
Bosshart et al. Forwarding metamorphosis: Fast programmable match-action processing in hardware for SDN
US7529910B2 (en) Series and parallel operation of reconfigurable circuits with selection and timing buffers assembly for processing and binding divided data portions in matched timing
Ganegedara et al. A scalable and modular architecture for high-performance packet classification
CN103368853A (en) SIMD processing of network packets
US7937495B2 (en) System and method for modifying data transferred from a source to a destination
Sangireddy et al. High-speed IP routing with binary decision diagrams based hardware address lookup engine
Ditmar et al. A dynamically reconfigurable FPGA-based content addressable memory for internet protocol characterization
Luinaud et al. Bridging the gap: FPGAs as programmable switches
Gibb Reconfigurable Hardware for software-defined networks
Meribout et al. A New Hardware Algorithm for Fast IP Routing Targeting Programmable Routers: Some Considerations
Desai et al. Reconfigurable finite-state machine based IP lookup engine for high-speed router
Chiu et al. The design and implementation of a latency-aware packet classification for OpenFlow protocol based on FPGA
Prakash et al. OC-3072 packet classification using BDDs and pipelined SRAMs
Smiljanić et al. A comparative review of scalable lookup algorithms for IPv6
Ulbricht et al. Accelerated processing delay optimization in hierarchical networks using low cost hardware
James-Roxby et al. An efficient content-addressable memory implementation using dynamic routing
Krichene et al. AINoC: New Interconnect for Future Deep Neural Network Accelerators
Heuschkel et al. VirtualStack: Green high performance network protocol processing leveraging FPGAs
Buhrow et al. 1 Tb/s anti-replay protection with 20-port on-chip RAM memory in FPGAs
Chang et al. A pipelined IP forwarding engine with fast update
Dong et al. An efficient hardware routing algorithms for NoC
Prasad et al. Efasbran: error free adaptive shared buffer router architecture for network on chip
Toyohara et al. Distributed MQTT Brokers Infrastructure with Network Transparent Hardware Broker
Meribout et al. A new reconfigurable hardware architecture for high throughput networking applications and its design methodology
Hung et al. Parallel table lookup for next generation internet