[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Prasad et al., 2018 - Google Patents

Analysis, Physical Design and Power Optimization of Design Block at Lower Technology Node

Prasad et al., 2018

Document ID
13617964749774971638
Author
Prasad J
Karbari S
Ammikkallingal S
Bellal S
Publication year
Publication venue
2018 3rd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)

External Links

Snippet

The VLSI trend is getting complex day by day, especially the complexity of IC technology. It is very important to have better design approach and power optimization methods with constraint on timing closure and physical verification. The IC's designed today are complex …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/84—Timing analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Kahng et al. Orion 2.0: A power-area simulator for interconnection networks
USRE44479E1 (en) Method and mechanism for implementing electronic designs having power information specifications background
CN107918694B (en) Method for reducing delay on an integrated circuit
US9582635B2 (en) Optimizing IC performance using sequential timing
US20150220674A1 (en) Detailed Placement with Search and Repair
Moreira et al. Impact of C-elements in asynchronous circuits
US10678979B2 (en) Method and apparatus for implementing a system-level design tool for design planning and architecture exploration
Amarú et al. Logic optimization and synthesis: Trends and directions in industry
CN106202603A (en) The method and apparatus of detectable signal after when depositor resets
US10540464B1 (en) Critical path aware voltage drop analysis of an integrated circuit
Prasad et al. Analysis, Physical Design and Power Optimization of Design Block at Lower Technology Node
Carloni et al. Interconnect modeling for improved system-level design optimization
GC et al. Physical Design, Power and Area Optimization of High Frequency Block at Smaller Technology Node
Kommuru et al. ASIC design flow tutorial using synopsys tools
Mehrotra et al. Design flow and methodology for 50M gate ASIC
Pradeep et al. Performance comparison between 16nm and 7nm through physical design implementation
CN113761820A (en) Programmable integrated circuit bottom layer
Umadevi et al. Effective Timing Closure Using Improved Engineering Change Order Techniques in SOC Design
Coelho et al. Nocfi: A hybrid fault injection method for networks-on-chip
Mineo Clock tree insertion and verification for 3D integrated circuits
Kashyap et al. IMPRoVED: Integrated Method to Predict PostRouting setup Violations in Early Design Stages.
Chen et al. Performance-driven dual-rail routing architecture for structured ASIC design style
Zhou et al. Shedding physical synthesis area bloat
Kurian An ASIC design and test methodology for an undergraduate design and fabrication project
Das et al. Pessimism reduction in coupling-aware static timing analysis using timing and logic filtering