Ishikuro et al., 2010 - Google Patents
Wireless proximity interfaces with a pulse-based inductive coupling techniqueIshikuro et al., 2010
- Document ID
- 13223229624996127265
- Author
- Ishikuro H
- Kuroda T
- Publication year
- Publication venue
- IEEE Communications Magazine
External Links
Snippet
The rapid performance progress in processors and memory cores by technology scaling requires further improvement in interface bandwidth. However, interface bandwidth is not keeping up with the processing speed of the core and is becoming a bottleneck in system …
- 238000010168 coupling process 0 title abstract description 67
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Mahajan et al. | Embedded multidie interconnect bridge—A localized, high-density multichip packaging interconnect | |
Miura et al. | Analysis and design of inductive coupling and transceiver circuit for inductive inter-chip wireless superconnect | |
Mizoguchi et al. | A 1.2 Gb/s/pin wireless superconnect based on inductive inter-chip signaling (IIS) | |
Miura et al. | A 195-Gb/s 1.2-W inductive inter-chip wireless superconnect with transmit power control scheme for 3-D-stacked system in a package | |
Kuroda | ThruChip Interface for Heterogeneous Chip Stacking | |
US7633155B2 (en) | Semiconductor device, substrate, equipment board, method for producing semiconductor device, and semiconductor chip for communication | |
Miura et al. | A high-speed inductive-coupling link with burst transmission | |
Miura et al. | A 1 Tb/s 3 W inductive-coupling transceiver for 3D-stacked inter-chip clock and data link | |
Miura et al. | A 195Gb/s 1.2 W 3D-stacked inductive inter-chip wireless superconnect with transmit power control scheme | |
Miura et al. | A 1 TB/s 1 pJ/b 6.4${\rm mm}^{2}/{\rm TB/s} $ QDR Inductive-Coupling Interface Between 65-nm CMOS Logic and Emulated 100-nm DRAM | |
Miura et al. | A 0.55 V 10 fJ/bit inductive-coupling data link and 0.7 V 135 fJ/cycle clock link with dual-coil transmission scheme | |
Aung et al. | A 3-Gb/s/ch simultaneous bidirectional capacitive coupling transceiver for 3DICs | |
Miura et al. | Cross talk countermeasures in inductive inter-chip wireless superconnect | |
Han | Wireless Interconnect using Inductive Coupling in 3D-ICs. | |
Fazzi et al. | 3-D capacitive interconnections for wafer-level and die-level assembly | |
US8611816B2 (en) | Electronic circuit and communication functionality inspection method | |
Ishikuro et al. | Wireless proximity interfaces with a pulse-based inductive coupling technique | |
Ishikuro et al. | Wideband inductive-coupling interface for high-performance portable system | |
Miura et al. | Crosstalk countermeasures for high-density inductive-coupling channel array | |
Lim et al. | 2.31-Gb/s/ch area-efficient crosstalk canceled hybrid capacitive coupling interconnect for 3-D integration | |
Niitsu et al. | A 65fJ/b inter-chip inductive-coupling data transceivers using charge-recycling technique for low-power inter-chip communication in 3-D system integration | |
Kuroda | ThruChip interface (TCI) for 3D networks on chip | |
Saito et al. | 47% power reduction and 91% area reduction in inductive-coupling programmable bus for NAND flash memory stacking | |
Kim et al. | A 5.6-mW 1-Gb/s/pair pulsed signaling transceiver for a fully AC coupled bus | |
Scarselli et al. | A 40 nm CMOS I/O pad design with embedded capacitive coupling receiver for non-contact wafer probe test |