[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Kurokawa et al., 2018 - Google Patents

Xy based fault-tolerant routing with the passage of faulty nodes

Kurokawa et al., 2018

Document ID
13100347975459510797
Author
Kurokawa Y
Fukushi M
Publication year
Publication venue
2018 Sixth International Symposium on Computing and Networking Workshops (CANDARW)

External Links

Snippet

This paper addresses the problem of developing efficient fault-tolerant routing method for 2D mesh Network-on-Chips (NoCs) to realize dependable and high performance many core systems. Existing fault-tolerant routing methods have the two critical problems of high …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/12—Shortest path evaluation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/04—Interdomain routing, e.g. hierarchical routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/02—Topology update or discovery
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/48—Routing tree calculation

Similar Documents

Publication Publication Date Title
Ebrahimi et al. MD: minimal path-based fault-tolerant routing in on-chip networks
Ebrahimi et al. Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model
Fukushima et al. A Region-based Fault-Tolerant Routing Algorithmfor 2D Irregular Mesh Network-on-Chip
Zhao et al. A general fault-tolerant minimal routing for mesh architectures
Nguyen et al. A context-aware mobile learning adaptive system for supporting foreigner learning English
Ebrahimi et al. Fault-tolerant method with distributed monitoring and management technique for 3D stacked meshes
Kurokawa et al. Xy based fault-tolerant routing with the passage of faulty nodes
Moriam et al. Fault tolerant deadlock-free adaptive routing algorithms for hexagonal networks-on-chip
Pratomo et al. Gradient—An adaptive fault-tolerant routing algorithm for 2D mesh network-on-chips
Dahir et al. Deadlock-free and plane-balanced adaptive routing for 3D networks-on-chip
Fusella et al. Lattice-based turn model for adaptive routing
Hu et al. A symmetric odd-even routing model in network-on-chip
Ying et al. A genetic algorithm based optimization method for low vertical link density 3-dimensional networks-on-chip many core systems
Ghosal et al. A novel routing algorithm for on-chip communication in NoC on diametrical 2D mesh interconnection architecture
Wang et al. An efficient topology reconfiguration algorithm for NoC based multiprocessor arrays
Manzoor et al. Prime turn model and first last turn model: an adaptive deadlock free routing for network-on-chips
Fukushi et al. A novel approach for the design of fault-tolerant routing algorithms in nocs: Passage of faulty nodes, not always detour
Ansari et al. Advancement in energy efficient routing algorithms for 3-D Network-on-Chip architecture
Rusu et al. Message routing in 3D networks-on-chip
Fukushima et al. A hardware-oriented fault-tolerant routing algorithm for irregular 2D-mesh network-on-chip without virtual channels
Kurokawa et al. Effect of virtual channels for a fault-tolerant xy routing method with the passage of faulty nodes
Su et al. Vertical-mesh-conscious-dynamic routing algorithm for fault tolerant 3D NoC
Bahrebar et al. The hamiltonian-based odd-even routing method for 3d networks-on-chip
Kawazoe et al. A Fault-Tolerant Adaptive Routing Method Based on the Passage of Faulty Nodes
MM et al. Dynamic communication performance of a hierarchical torus network under non-uniform traffic patterns