Lee et al., 2009 - Google Patents
Look-up Table Based Pulse-Shaping FilterLee et al., 2009
View PDF- Document ID
- 13007285785884966105
- Author
- Lee C
- Lim H
- Publication year
- Publication venue
- The Journal of the Korea institute of electronic communication sciences
External Links
Snippet
In this paper, an efficient pulse-shaping filter structure for high-density and low-power electronic devices is proposed. The proposed structure is based on polyphase decomposition property and look-up table method. By Synopsys CAD simulations, it is …
- 238000007493 shaping process 0 title abstract 2
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0283—Filters characterised by the filter structure
- H03H17/0286—Combinations of filter structures
- H03H17/0289—Digital and active filter structures
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0223—Computation saving measures; Accelerating measures
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2000028663A3 (en) | Fir filter structure with low latency for gigabit ethernet applications | |
| WO2005094537A2 (en) | Model based distortion reduction for power amplifiers | |
| Kumm et al. | High speed low complexity FPGA-based FIR filters using pipelined adder graphs | |
| JP2006180093A (en) | Canceler apparatus and data transmission system | |
| Demirsoy et al. | Efficient implementation of digital filters using novel reconfigurable multiplier blocks | |
| EP0975091A3 (en) | Digital filter | |
| Lee et al. | Look-up Table Based Pulse-Shaping Filter | |
| US20010056450A1 (en) | Transpose FIR filter architecture | |
| WO2007013036A3 (en) | Digital filter | |
| US6587504B1 (en) | Adaptive equalizer and designing method thereof | |
| JPH089200A (en) | Complex filter device | |
| WO2005004373A3 (en) | Continuous-time digital signal generation, transmission, storage and processing | |
| Lin et al. | Power-efficient FIR filter architecture design for wireless embedded system | |
| US20030021340A1 (en) | Processing of quinary data | |
| US20090140784A1 (en) | High-speed pulse shaping filter systems and methods | |
| US8645444B2 (en) | IIR filter for reducing the complexity of multiplying elements | |
| Selvakumar et al. | FPGA based efficient fast FIR algorithm for higher order digital FIR filter | |
| US7626721B2 (en) | Dither methods for suppression of data-dependent activity variations | |
| JP3720137B2 (en) | Discrete filter | |
| JP3529355B2 (en) | Group delay equalizer | |
| EP1164703A1 (en) | Digital/analog converter | |
| CN112019191A (en) | Low power lattice wave filter system and method | |
| Kim et al. | 1: N interpolation FIR filter design for SSB/BPSK-DS/CDMA | |
| KR100617141B1 (en) | Digital filter | |
| CN113010144A (en) | 1bit plus-minus device |