Allam et al., 2021 - Google Patents
Model‐Based Hardware‐Software Codesign of ECT Digital Processing UnitAllam et al., 2021
View PDF- Document ID
- 13062966868496049401
- Author
- Allam A
- Deabes W
- Publication year
- Publication venue
- Modelling and Simulation in Engineering
External Links
Snippet
Image reconstruction algorithm and its controller constitute the main modules of the electrical capacitance tomography (ECT) system; in order to achieve the trade‐off between the attainable performance and the flexibility of the image reconstruction and control design …
- 238000004422 calculation algorithm 0 abstract description 32
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5018—Computer-aided design using simulation using finite difference methods or finite element methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
- G06F17/13—Differential equations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/16—Numerical modeling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T7/00—Image analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T17/00—Three dimensional [3D] modelling, e.g. data description of 3D objects
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Tsigkanos et al. | A 3.3 Gbps CCSDS 123.0-B-1 multispectral & hyperspectral image compression hardware accelerator on a space-grade SRAM FPGA | |
Moreo et al. | Experiences on developing computer vision hardware algorithms using Xilinx system generator | |
Meribout et al. | A pipelined parallel hardware architecture for 2-D real-time electrical capacitance tomography imaging using interframe correlation | |
Bjerge et al. | A scalable and efficient convolutional neural network accelerator using HLS for a system-on-chip design | |
CN107533473A (en) | Efficient wave for emulation generates | |
Richa et al. | High-level power estimation techniques in embedded systems hardware: an overview | |
Kenter et al. | Algorithm-hardware co-design of a discontinuous Galerkin shallow-water model for a dataflow architecture on FPGA | |
Streit et al. | Model-based design automation of hardware/software co-designs for Xilinx Zynq PSoCs | |
Allam et al. | Model‐Based Hardware‐Software Codesign of ECT Digital Processing Unit | |
US8881075B2 (en) | Method for measuring assertion density in a system of verifying integrated circuit design | |
US20160224707A1 (en) | Apparatus and method for magnetic field simulation | |
Taraate et al. | Advanced HDL synthesis and SOC prototyping | |
Chowdhury et al. | Leveraging automatic high-level synthesis resource sharing to maximize dynamical voltage overscaling with error control | |
Rojek et al. | Modeling power consumption of 3D MPDATA and the CG method on ARM and Intel multicore architectures | |
Allam et al. | Research Article Model-Based Hardware-Software Codesign of ECT Digital Processing Unit | |
Voss et al. | On predictable reconfigurable system design | |
Taraate et al. | Logic Synthesis and SOC Prototyping | |
Allam et al. | Electrical capacitance tomography digital processing platform (ECT-DPU) | |
Vanegas et al. | Multi-port abstraction layer for FPGA intensive memory exploitation applications | |
US7509247B2 (en) | Electromagnetic solutions for full-chip analysis | |
Romanova et al. | Parallelism reduction method in the high-level VLSI synthesis implementation | |
Li et al. | A comparison of numerical schemes for the GPU-accelerated simulation of variably-saturated groundwater flow | |
Alhomoud et al. | Model-based Design of a High-Throughput Canny Edge Detection Accelerator on Zynq-7000 FPGA | |
Stitt et al. | An end-to-end tool flow for fpga-accelerated scientific computing | |
Daloukas et al. | A 3-D Fast Transform-based preconditioner for large-scale power grid analysis on massively parallel architectures |