[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Yu et al., 2012 - Google Patents

Transient and permanent error control for high-end multiprocessor systems-on-chip

Yu et al., 2012

View PDF
Document ID
12901251291634089412
Author
Yu Q
Cano J
Flich J
Ampadu P
Publication year
Publication venue
2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip

External Links

Snippet

High-end MPSoC systems with built-in high-radix topologies achieve good performance because of the improved connectivity and the reduced network diameter. In high-end MPSoC systems, fault tolerance support is becoming a compulsory feature. In this work, we …
Continue reading at eprints.gla.ac.uk (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/28—Route fault recovery
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/22—Alternate routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/48—Routing tree calculation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/02—Topology update or discovery

Similar Documents

Publication Publication Date Title
Radetzki et al. Methods for fault tolerance in networks-on-chip
DeOrio et al. A reliable routing architecture and algorithm for NoCs
Feng et al. Addressing transient and permanent faults in NoC with efficient fault-tolerant deflection router
Kohler et al. Fault tolerant network on chip switching with graceful performance degradation
Kim et al. Design and analysis of an NoC architecture from performance, reliability and energy perspective
Alaghi et al. Online NoC switch fault detection and diagnosis using a high level fault model
Ahmed et al. Adaptive fault-tolerant architecture and routing algorithm for reliable many-core 3D-NoC systems
Pasricha et al. NS-FTR: A fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults
Yu et al. Transient and permanent error control for high-end multiprocessor systems-on-chip
Imai et al. Improving dependability and performance of fully asynchronous on-chip networks
Werner et al. A survey on design approaches to circumvent permanent faults in networks-on-chip
Yu et al. Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration
Ren et al. A fault tolerant NoC architecture using quad-spare mesh topology and dynamic reconfiguration
Moriam et al. Fault tolerant deadlock-free adaptive routing algorithms for hexagonal networks-on-chip
Neishaburi et al. ERAVC: Enhanced reliability aware NoC router
Hernandez et al. Fault-tolerant vertical link design for effective 3D stacking
Ghiribaldi et al. A complete self-testing and self-configuring NoC infrastructure for cost-effective MPSoCs
Valinataj et al. Fault-aware and reconfigurable routing algorithms for Networks-on-Chip
Taheri et al. Advertiser elevator: A fault tolerant routing algorithm for partially connected 3D Network-on-Chips
Zhou et al. HARS: a high-performance reliable routing scheme for 3D NoCs
Castro et al. A fault tolerant NoC architecture based upon external router backup paths
Nunez-Yanez et al. Adaptive routing strategies for fault-tolerant on-chip networks in dynamically reconfigurable systems
Alhussien et al. Design and evaluation of a high throughput robust router for network-on-chip
Karimi et al. Online network-on-chip switch fault detection and diagnosis using functional switch faults.
Killian et al. A new efficient and reliable dynamically reconfigurable network-on-chip