[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Doh et al., 2005 - Google Patents

A unified statistical model for inter-die and intra-die process variation

Doh et al., 2005

View PDF
Document ID
12878446687015496306
Author
Doh J
Kim D
Lee S
Lee J
Park Y
Yoo M
Kong J
Publication year
Publication venue
2005 International Conference On Simulation of Semiconductor Processes and Devices

External Links

Snippet

An efficient characterization technique with the spatial correlation matrix from electrical device parameters such as threshold voltage and saturation current accounting for inter-and intra-die variations is demonstrated. Then, a unified statistical model based on the …
Continue reading at in4.iue.tuwien.ac.at (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q30/00—Commerce, e.g. shopping or e-commerce

Similar Documents

Publication Publication Date Title
Saxena et al. Variation in transistor performance and leakage in nanometer-scale technologies
US9639652B2 (en) Compact model for device/circuit/chip leakage current (IDDQ) calculation including process induced uplift factors
US8271256B2 (en) Physics-based MOSFET model for variational modeling
US6978229B1 (en) Efficient method for modeling and simulation of the impact of local and global variation on integrated circuits
US7793239B2 (en) Method and system of modeling leakage
US7047505B2 (en) Method for optimizing the characteristics of integrated circuits components from circuit specifications
US10789406B1 (en) Characterizing electronic component parameters including on-chip variations and moments
US8204721B2 (en) Apparatus and method for emulation of process variation induced in split process semiconductor wafers
Firouzi et al. Statistical analysis of BTI in the presence of process-induced voltage and temperature variations
Dongaonkar et al. From process corners to statistical circuit design methodology: Opportunities and challenges
US6560568B1 (en) Deriving statistical device models from electrical test data
US6356861B1 (en) Deriving statistical device models from worst-case files
Bhushan et al. CMOS test and evaluation
Doh et al. A unified statistical model for inter-die and intra-die process variation
Lin et al. Full-chip vectorless dynamic power integrity analysis and verification against 100uV/100ps-resolution measurement
Moshrefi et al. Statistical estimation of delay in nano-scale CMOS circuits using Burr Distribution
Su et al. Chip performance prediction using machine learning techniques
Yu et al. Statistical modeling with the virtual source MOSFET model
US20150073738A1 (en) Determining process variation using device threshold sensitivites
Deng et al. SOI FinFET nFET-to-pFET tracking variability compact modeling and impact on latch timing
Wang et al. A design model for random process variability
Chang et al. Accurate performance evaluation of VLSI designs with selected CMOS process parameters
Sundareswaran Statistical characterization for timing sign-off: from silicon to design and back to silicon
Aftabjahani et al. Timing analysis with compact variation-aware standard cell models
Lai et al. High Performance Full Chip Device Profiling and DOE selection for Physical and Parametric Yield Monitoring