[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Analui et al., 2005 - Google Patents

Data-dependent jitter in serial communications

Analui et al., 2005

View PDF
Document ID
12553170747336184606
Author
Analui B
Buckwalter J
Hajimiri A
Publication year
Publication venue
IEEE Transactions on Microwave Theory and Techniques

External Links

Snippet

We present a method for predicting data-dependent jitter (DDJ) introduced by a general linear time-invariant LTI system based on the system's unit step response. We express the exact DDJ of a first-order system and verify the validity of the solution experimentally. We …
Continue reading at chic.caltech.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults; Receiver end arrangements for detecting or overcoming line faults
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • H04L12/26—Monitoring arrangements; Testing arrangements
    • H04L12/2697—Testing equipment; Routine testing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/24—Testing correct operation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/20—Arrangements for detecting or preventing errors in the information received using signal quality detector
    • H04L1/205—Arrangements for detecting or preventing errors in the information received using signal quality detector jitter monitoring
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing packet switching networks
    • H04L43/50—Testing arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31708—Analysis of signal quality
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00—Arrangements for maintenance or administration or management of packet switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B3/00—Line transmission systems
    • H04B3/02—Details
    • H04B3/46—Monitoring; Testing

Similar Documents

Publication Publication Date Title
Analui et al. Data-dependent jitter in serial communications
Analui et al. A 10-Gb/s two-dimensional eye-opening monitor in 0.13-/spl mu/m standard CMOS
US11251934B2 (en) Method for measuring and correcting multi-wire skew
US7463680B2 (en) Deterministic jitter equalizer
Stojanovic et al. Modeling and analysis of high-speed links
Buckwalter et al. Predicting data-dependent jitter
Ren et al. Multiple edge responses for fast and accurate system simulations
US10560146B2 (en) Method and system for calibrating multi-wire skew
CN101233714A (en) Jitter compensation and generation in testing communication devices
Hanumolu et al. Analysis of PLL clock jitter in high-speed serial links
Analui Signal integrity issues in high-speed wireline links: Analysis and integrated system solutions
Mellitz et al. Channel operating margin (COM): Evolution of channel specifications for 25 Gbps and beyond
Buckwalter et al. Analysis and equalization of data-dependent jitter
Kim et al. Accurate statistical BER analysis of DFE error propagation in the presence of residual ISI
Viveros-Wacher et al. Eye diagram optimization based on design of experiments (DoE) to accelerate industrial testing of high speed links
Xiao et al. A flexible and efficient bit error rate simulation method for high-speed differential link analysis using time-domain interpolation and superposition
Duan et al. Accurate jitter decomposition in high-speed links
Analui et al. Estimating data-dependent jitter of a general LTI system from step response
Wu et al. A software PAM4 clock data recovery algorithm for high‐speed serial communication
Pizano-Escalante et al. Simulation model to predict BER based on S-parameters of high-speed interconnects
Beyene Modeling and analysis techniques of jitter enhancement across high-speed interconnect systems
Werner et al. Modeling, simulation, and design of a multi-mode 2-10 Gb/sec fully adaptive serial link system
Kundert Verification of Bit-Error Rate in Bang-Bang Clock and Data Recovery Circuits
Chun et al. Method to determine optimum equalization for maximum eye in high-speed computer system
Qi et al. MPLEG: A Multi-mode Physical Layer Error Generator for Link Layer Fault Tolerance Test