[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Drechsler, 1996 - Google Patents

Verification of multi-valued logic networks

Drechsler, 1996

Document ID
12313799050959131207
Author
Drechsler R
Publication year
Publication venue
Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96)

External Links

Snippet

A method for verification of Multi-Valued Logic Networks (MVLNs) using Ordered Multi- Valued Decision Diagrams (OMDDs) is presented. For tree-like MVLNs an upper bound on the OMDD size can be proven. Thus, heuristics known for OBDDs can also be used for …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30943—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type
    • G06F17/30946—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type indexing structures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity

Similar Documents

Publication Publication Date Title
Fallah et al. Functional vector generation for HDL models using linear programming and 3-satisfiability
Ciesielski et al. Understanding algebraic rewriting for arithmetic circuit verification: a bit-flow model
Jyu et al. Statistical timing analysis of combinational logic circuits
Pixley et al. Exact calculation of synchronizing sequences based on binary decision diagrams
Ciesielski et al. Taylor expansion diagrams: A compact, canonical representation with applications to symbolic verification
Ciesielski et al. Taylor expansion diagrams: A canonical representation for verification of data flow designs
Yamashita et al. Fast equivalence-checking for quantum circuits
Meng et al. ALSRAC: Approximate logic synthesis by resubstitution with approximate care set
EP0653716B1 (en) Method of verification of a finite state sequential machine
Huan et al. Using word-level ATPG and modular arithmetic constraint-solving techniques for assertion property checking
Lavagno et al. Synthesis of hazard-free asynchronous circuits with bounded wire delays
Lin et al. Implicit manipulation of equivalence classes using binary decision diagrams
Drechsler Verification of multi-valued logic networks
Jiang et al. Retiming and resynthesis: A complexity perspective
Jain et al. A survey of techniques for formal verification of combinational circuits
US6560571B1 (en) Method and apparatus for prioritizing the order in which checks are performed on a node in an integrated circuit
US6389578B1 (en) Method and apparatus for determining the strengths and weaknesses of paths in an integrated circuit
Kravets Constructive multi-level synthesis by way of functional properties
Devadas et al. Verification of asynchronous interface circuits with bounded wire delays
US7031889B1 (en) Method and apparatus for evaluating the design quality of network nodes
Woods et al. Efficient solution of systems of Boolean equations
Lu et al. An extended XQDD representation for multiple-valued quantum logic
Drechsler et al. OKFDDs—Algorithms, Applications and Extensions
Ciesielski et al. Taylor expansion diagrams: a new representation for RTL verification
Bellantoni Parallel random access machines with bounded memory wordsize