[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Ponnian et al., 2021 - Google Patents

A new systematic GDI circuit synthesis using MUX based decomposition algorithm and binary decision diagram for low power ASIC circuit design

Ponnian et al., 2021

Document ID
12291892200750995149
Author
Ponnian J
Pari S
Ramadass U
Pun O
Publication year
Publication venue
Microelectronics Journal

External Links

Snippet

The advances in the new process technology characteristically come with a multitude of new design variables and hence a new set of challenges for the designers to understand the impact of circuit design. During the last decade, widespread deliberations have been …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization

Similar Documents

Publication Publication Date Title
US6721926B2 (en) Method and apparatus for improving digital circuit design
Palem et al. Sustaining moore's law in embedded computing through probabilistic and approximate design: retrospects and prospects
Yang et al. Circuit-level exploration of ternary logic using memristors and MOSFETs
Nève et al. Power-delay product minimization in high-performance 64-bit carry-select adders
Ponnian et al. A new systematic GDI circuit synthesis using MUX based decomposition algorithm and binary decision diagram for low power ASIC circuit design
Burd Low-power CMOS library design methodology
Sadeghi et al. Tolerant and low power subtractor with 4: 2 compressor and a new TG‐PTL‐float full adder cell
Sharma et al. Efficient design of FGMOS-based low-power low-voltage XOR gate
JP2003308350A (en) Method of optimizing circuit design for high-performance cmos integrated circuit with respect to electric power consumption and speed
Gauchi et al. An open-source three-independent-gate fet standard cell library for mixed logic synthesis
Kumre et al. Analysis of GDI Technique for digital circuit design
Iqbal et al. Designing crosstalk circuits at 7nm
Hoe et al. Dynamic GaAs capacitively coupled domino logic (CCDL)
Hu et al. High-Speed Low-Power MCML Nanometer Circuits with Near-Threshold Computing.
Doostaregan et al. On the design of new low-power CMOS standard ternary logic gates
Zhang et al. VLSI compressor design with applications to digital neural networks
Khedhiri et al. A differential double pass transistor logic unit
Hiremath et al. Alu design using low power GDI standard cells
Shraavya et al. Analysis of high performance low power full adder circuit
Kumar et al. Performance Analysis of FinFET based Ternary Inverter
Celinski et al. Logical effort based design exploration of 64-bit adders using a mixed dynamic-cmos/threshold-logic approach
JP2008123458A (en) Method for designing semiconductor integrated circuit
Iparraguirre-Cardenas et al. A design methodology for logic paths tolerant to local intra-die variations
Cho et al. On Mixed PTL/Static Logic for Low‐power and High‐speed Circuits
Tran et al. Power estimation in digital CMOS VLSI chips