Rajsbaum et al., 1990 - Google Patents
On the average performance of synchronized programs in distributed networksRajsbaum et al., 1990
- Document ID
- 12078304067996874674
- Author
- Rajsbaum S
- Sidi M
- Publication year
- Publication venue
- International Workshop on Distributed Algorithms
External Links
Snippet
A synchronizer is a compiler to transform a program for a synchronous network into a program for an asynchronous network. A simple synchronizer, which also represents a basic mechanism for distributed computing, was studied by Even and Rajsbaum in [ER1] and …
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/835—Timestamp
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/02—Details
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Chen et al. | The ibm blue gene/q interconnection fabric | |
Nicol | The cost of conservative synchronization in parallel discrete event simulations | |
Ferscha et al. | Estimating rollback overhead for optimism control in Time Warp | |
Xie et al. | Bounding average time separations of events in stochastic timed Petri nets with choice | |
Underwood et al. | Enabling flexible collective communication offload with triggered operations | |
Duan et al. | Mercury: A simple transport layer scheduler to accelerate distributed DNN training | |
Rajsbaum et al. | On the performance of synchronized programs in distributed networks with random processing times and transmission delays | |
Nicol | Noncommittal barrier synchronization | |
Rajsbaum et al. | On the average performance of synchronized programs in distributed networks | |
Ammar et al. | Time warp simulation using time scale decomposition | |
Ward et al. | EDS hardware architecture | |
US6694488B1 (en) | System for the design of high-performance communication architecture for system-on-chips using communication architecture tuners | |
US6978425B1 (en) | Methodology for the design of high-performance communication architectures for system-on-chips using communication architecture tuners | |
Kim et al. | Parallel logic simulation using time warp on shared-memory multiprocessors | |
Grudenic et al. | Modeling and verification of MPI based distributed software | |
Yemini et al. | Can current protocol verification techniques guarantee correctness? | |
Tridandapani et al. | Efficient Utilization of Spare Capacity for Fault Detection and Location in Multiprocessor Systems. | |
Pyssysalo | Proving properties of a new high speed data bus with predicate/transition nets | |
Nicol | Analysis of synchronization in massively parallel discrete-event simulations | |
Fujimoto | Parallel simulation of discrete event systems | |
Peterson et al. | Performance of a globally-clocked parallel simulator | |
Li et al. | Straggler-Aware Gradient Aggregation for Large-Scale Distributed Deep Learning System | |
Mavronicolas | Efficiency of semi-synchronous versus asynchronous systems: Atomic shared memory | |
Ji et al. | End-to-end Delay Analysis for Coded Computing with Multi-Task Arrival | |
Dimitrijevic et al. | A procedure for probabilistic protocol verification |