Miyakoshi et al., 2005 - Google Patents
A low-power systolic array architecture for block-matching motion estimationMiyakoshi et al., 2005
View PDF- Document ID
- 12068642326307147203
- Author
- Miyakoshi J
- Murachi Y
- Hamano K
- Matsuno T
- Miyama M
- Yoshimoto M
- Publication year
- Publication venue
- IEICE transactions on electronics
External Links
Snippet
This paper proposes a low-power systolic array architecture for a block-matching motion estimation processor IP for portable and high-resolution video applications. The architecture features a ring-connected processing element (PE) array to reduce both computation cycles …
- 230000003044 adaptive 0 abstract description 4
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
- H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
- H04N19/51—Motion estimation or motion compensation
- H04N19/56—Motion estimation with initialisation of the vector search, e.g. estimating a good candidate to initiate a search
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
- H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
- H04N19/51—Motion estimation or motion compensation
- H04N19/513—Processing of motion vectors
- H04N19/517—Processing of motion vectors by encoding
- H04N19/52—Processing of motion vectors by encoding by predictive encoding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
- H04N19/43—Hardware specially adapted for motion estimation or compensation
- H04N19/433—Hardware specially adapted for motion estimation or compensation characterised by techniques for memory access
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
- H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
- H04N19/51—Motion estimation or motion compensation
- H04N19/523—Motion estimation or motion compensation with sub-pixel accuracy
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
- H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
- H04N19/51—Motion estimation or motion compensation
- H04N19/577—Motion compensation with bidirectional frame interpolation, i.e. using B-pictures
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
- H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
- H04N5/144—Movement detection
- H04N5/145—Movement estimation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/169—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5995080A (en) | Method and apparatus for interleaving and de-interleaving YUV pixel data | |
US6026217A (en) | Method and apparatus for eliminating the transpose buffer during a decomposed forward or inverse 2-dimensional discrete cosine transform through operand decomposition storage and retrieval | |
US6292589B1 (en) | Method for choosing rate control parameters in motion-compensated transform-based picture coding scheme using non-parametric technique | |
Liu et al. | HDTV1080p H. 264/AVC encoder chip design and performance analysis | |
KR101578052B1 (en) | Motion estimation device and Moving image encoding device having the same | |
Ishihara et al. | A half-pel precision MPEG2 motion-estimation processor with concurrent three-vector search | |
Yap et al. | A VLSI architecture for advanced video coding motion estimation | |
Kim et al. | A novel VLSI architecture for full-search variable block-size motion estimation | |
Miyakoshi et al. | A low-power systolic array architecture for block-matching motion estimation | |
Sousa et al. | Low-power array architectures for motion estimation | |
Miyama et al. | A sub-mW MPEG-4 motion estimation processor core for mobile video application | |
Lin et al. | Low-power parallel tree architecture for full search block-matching motion estimation | |
Ismail et al. | High performance architecture for real-time HDTV broadcasting | |
Chen | A cost-effective three-step hierarchical search block-matching chip for motion estimation | |
Liu et al. | A fine-grain scalable and low memory cost variable block size motion estimation architecture for H. 264/AVC | |
Mukherjee et al. | Fast adaptive motion estimation algorithm and its efficient VLSI system for high definition videos | |
Mukherjee et al. | Efficient VLSI design of adaptive rood pattern search algorithm for motion estimation of high definition videos | |
Murachi et al. | A 95 mW MPEG2 MP@ HL motion estimation processor core for portable high-resolution video application | |
深山正幸 et al. | A Low-Power Systolic Array Architecture for Block-Matching Motion Estimation (Digital,< Special Section> Low-Power LSI and Low-Power IP) | |
Li et al. | A VLSI architecture design of an edge based fast intra prediction mode decision algorithm for H. 264/AVC | |
Berns et al. | A flexible motion estimation chip for variable size block matching | |
Muralidhar et al. | Efficient architecture for variable block size motion estimation in H. 264/AVC | |
Miyama et al. | An ultra low power motion estimation processor for MPEG2 HDTV resolution video | |
Hiratsuka et al. | An ultra-low complexity motion estimation algorithm and its implementation of specific processor | |
TW526657B (en) | Global elimination algorithm for motion estimation and the hardware structure |