Zhou et al., 2007 - Google Patents
Low power FPGA design using hybrid CMOS-NEMS approachZhou et al., 2007
- Document ID
- 12045068762917133442
- Author
- Zhou Y
- Thekkel S
- Bhunia S
- Publication year
- Publication venue
- Proceedings of the 2007 international symposium on Low power electronics and design
External Links
Snippet
Higher integration density of nanoscale CMOS causes two major design challenges in SRAM-based Field Programmable Gate Array (FPGA) designs: large power dissipation (contributed by both leakage and dynamic power) and reduced reliability of operation. In this …
- 239000002041 carbon nanotube 0 abstract description 43
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L51/00—Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or treatment of such devices, or of parts thereof
- H01L51/0032—Selection of organic semiconducting materials, e.g. organic light sensitive or organic light emitting materials
- H01L51/0045—Carbon containing materials, e.g. carbon nanotubes, fullerenes
- H01L51/0048—Carbon nanotubes
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/012—Modifications of generator to improve response time or to decrease power consumption
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Zhou et al. | Low power FPGA design using hybrid CMOS-NEMS approach | |
Qiu et al. | Scaling carbon nanotube complementary transistors to 5-nm gate lengths | |
US7161403B2 (en) | Storage elements using nanotube switching elements | |
Chen et al. | Efficient FPGAs using nanoelectromechanical relays | |
Moaiyeri et al. | A universal method for designing low‐power carbon nanotube FET‐based multiple‐valued logic circuits | |
CA2570486C (en) | Integrated nanotube and field effect switching device | |
US20050035786A1 (en) | Circuits made from nanotube-based switching elements with multiple controls | |
Sayed et al. | Optimization of CNFET parameters for high performance digital circuits | |
Blick et al. | A nanomechanical computer—exploring new avenues of computing | |
Kim | Integrated circuit design based on carbon nanotube field effect transistor | |
Jafarzadehpour et al. | Low‐power consumption ternary full adder based on CNTFET | |
Krishna Gopi Krishna et al. | Heterogeneous energy‐sparing reconfigurable logic: spin‐based storage and CNFET‐based multiplexing | |
Gholipour et al. | Design investigation of nanoelectronic circuits using crossbar-based nanoarchitectures | |
Chakraborty et al. | Hybridization of CMOS with CNT-based nano-electromechanical switch for low leakage and robust circuit design | |
Garg et al. | A 4: 1 Multiplexer using dual chirality CNTFET-based domino logic in nano-scale technology | |
Dadoria et al. | Design and analysis of low-power adiabatic logic circuits by using CNTFET technology | |
Garg et al. | A 1‐bit full adder using CNFET based dual chirality high speed domino logic | |
Zarhoun et al. | An efficient 5‐input exclusive‐OR circuit based on carbon nanotube FETs | |
Friedman et al. | InMnAs magnetoresistive spin-diode logic | |
Javadi et al. | Magnetic nonvolatile flip-flops with spin-Hall assistance for power gating in ternary systems | |
Sharifi et al. | Design of adiabatic MTJ-CMOS hybrid circuits | |
Bhunia et al. | Ultralow-power reconfigurable computing with complementary nano-electromechanical carbon nanotube switches | |
Han et al. | Ultra-low power NEMS FPGA | |
Maleknejad et al. | A CNFET-based PVT-tolerant hybrid majority logic 4: 2 compressor design for high speed energy-efficient applications | |
Liu | Reconfigurable double gate carbon nanotube field effect transistor based nanoelectronic architecture |