Della Sala et al., 2021 - Google Patents
A novel ultra-compact fpga puf: The dd-pufDella Sala et al., 2021
View HTML- Document ID
- 1193878518356233267
- Author
- Della Sala R
- Bellizia D
- Scotti G
- Publication year
- Publication venue
- Cryptography
External Links
Snippet
In this paper, we present a novel ultra-compact Physical Unclonable Function (PUF) architecture and its FPGA implementation. The proposed Delay Difference PUF (DD-PUF) is the most dense FPGA-compatible PUF ever reported in the literature, allowing the …
- 230000004044 response 0 description 58
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/60—Protecting data
- G06F21/62—Protecting access to data via a platform, e.g. using keys or access control rules
- G06F21/6218—Protecting access to data via a platform, e.g. using keys or access control rules to a system of files or objects, e.g. local or distributed file system or database
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F19/00—Digital computing or data processing equipment or methods, specially adapted for specific applications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q50/00—Systems or methods specially adapted for a specific business sector, e.g. utilities or tourism
- G06Q50/01—Social networking
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Della Sala et al. | A novel ultra-compact fpga puf: The dd-puf | |
Nannipieri et al. | True random number generator based on Fibonacci-Galois ring oscillators for FPGA | |
Della Sala et al. | A novel FPGA implementation of the NAND-PUF with minimal resource usage and high reliability | |
Liu et al. | A trustworthy key generation prototype based on DDR3 PUF for wireless sensor networks | |
Li et al. | PUFKEY: A high-security and high-throughput hardware true random number generator for sensor networks | |
Cui et al. | Lightweight modeling attack-resistant multiplexer-based multi-PUF (MMPUF) design on FPGA | |
Che et al. | Analysis of entropy in a hardware-embedded delay puf | |
Cao et al. | A compact and low power RO PUF with high resilience to the EM side-channel attack and the SVM modelling attack of wireless sensor networks | |
Gołofit et al. | Chaos-based physical unclonable functions | |
Della Sala et al. | A monostable physically unclonable function based on improved RCCMs with 0–1.56% native bit instability at 0.6–1.2 V and 0–75 C | |
Martin et al. | Total ionizing dose effects on a delay-based physical unclonable function implemented in FPGAs | |
Owen Jr et al. | An autonomous, self-authenticating, and self-contained secure boot process for field-programmable gate arrays | |
Martinez-Rodriguez et al. | A configurable RO-PUF for securing embedded systems implemented on programmable devices | |
Alamro et al. | Robustness and unpredictability for double arbiter pufs on silicon data: Performance evaluation and modeling accuracy | |
Martínez-Rodríguez et al. | Efficient RO-PUF for generation of identifiers and keys in resource-constrained embedded systems | |
Monteiro et al. | Low-power two-phase clocking adiabatic PUF circuit | |
Lata et al. | FPGA-based PUF designs: a comprehensive review and comparative analysis | |
Mahalingam et al. | Non-identical inverter rings as an entropy source: NIST-90B-verified TRNG architecture on FPGAs for IoT device integrity | |
Amsaad et al. | Reliable delay based algorithm to boost PUF security against modeling attacks | |
Zhang et al. | A novel SRAM PUF stability improvement method using ionization irradiation | |
Rojas-Muñoz et al. | True random number generation capability of a ring oscillator PUF for reconfigurable devices | |
Aparicio-Téllez et al. | Oscillator Selection Strategies to Optimize a Physically Unclonable Function for IoT Systems Security | |
Garcia-Bosque et al. | A 1 gbps chaos-based stream cipher implemented in 0.18 μm CMOS technology | |
Plusquellic | Shift register, reconvergent-fanout (sirf) puf implementation on an fpga | |
Serrano et al. | A unified PUF and crypto core exploiting the metastability in latches |