Jiao et al., 2015 - Google Patents
Exploiting component dependency for accurate and efficient soft error analysis via Probabilistic Graphical ModelsJiao et al., 2015
- Document ID
- 1198233035166561636
- Author
- Jiao J
- Juan D
- Marculescu D
- Fu Y
- Publication year
- Publication venue
- Microelectronics Reliability
External Links
Snippet
As the technology node continues to scale, soft errors have become a major issue for reliable processor designs. In this paper, we propose a framework that accurately and efficiently estimates the Architectural Vulnerability Factor (AVF) of critical storage structures …
- 238000004458 analytical method 0 title description 46
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling, out of order instruction execution
- G06F9/3842—Speculative instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. incrementing the instruction counter, jump
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformations of program code
- G06F8/41—Compilation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q10/00—Administration; Management
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Shafique et al. | Exploiting program-level masking and error propagation for constrained reliability optimization | |
Rehman et al. | Reliability-driven software transformations for unreliable hardware | |
Savino et al. | Statistical reliability estimation of microprocessor-based systems | |
Pallister et al. | Data dependent energy modeling for worst case energy consumption analysis | |
Liu et al. | Offline synthesis of online dependence testing: Parametric loop pipelining for HLS | |
Del Barrio et al. | Multispeculative addition applied to datapath synthesis | |
Arasteh et al. | Developing inherently resilient software against soft-errors based on algorithm level inherent features | |
Papadimitriou et al. | Characterizing soft error vulnerability of cpus across compiler optimizations and microarchitectures | |
Jiao et al. | Exploiting component dependency for accurate and efficient soft error analysis via Probabilistic Graphical Models | |
Mazahir et al. | Probabilistic error analysis of approximate adders and multipliers | |
Tsiokanos et al. | Boosting microprocessor efficiency: Circuit-and workload-aware assessment of timing errors | |
Moghaddasi et al. | Aging-aware instruction-level statistical dynamic timing analysis for embedded processors | |
Bouajila et al. | An architecture and an FPGA prototype of a reliable processor pipeline towards multiple soft-and timing errors | |
Li et al. | Fine-grained checkpoint recovery for application-specific instruction-set processors | |
Cho et al. | Modeling application-level soft error effects for single-event multi-bit upsets | |
Azarpeyvand et al. | Fast and accurate architectural vulnerability analysis for embedded processors using instruction vulnerability factor | |
Li et al. | Efficient microarchitectural vulnerabilities prediction using boosted regression trees and patient rule inductions | |
Jiao et al. | A two-level approximate model driven framework for characterizing Multi-Cell Upsets impacts on processors | |
Tsiokanos et al. | Arete: Accurate error assessment via machine learning-guided dynamic-timing analysis | |
Ayub et al. | PEAL: Probabilistic error analysis methodology for low-power approximate adders | |
Jung et al. | Root cause analysis of soft-error-induced failures from hardware and software perspectives | |
Chibani et al. | Fast accurate evaluation of register lifetime and criticality in a pipelined microprocessor | |
So et al. | gemV-tool: A Comprehensive Soft Error Reliability Estimation Tool for Design Space Exploration | |
Assare et al. | Performance analysis of timing-speculative processors | |
Cheng et al. | SS-SERA: An improved framework for architectural level soft error reliability analysis |