Kaltsas et al., 2003 - Google Patents
Planar CMOS compatible process for the fabrication of buried microchannels in silicon, using porous-silicon technologyKaltsas et al., 2003
View PDF- Document ID
- 11946171351368384763
- Author
- Kaltsas G
- Pagonis D
- Nassiopoulou A
- Publication year
- Publication venue
- Journal of microelectromechanical systems
External Links
Snippet
This work presents a new method for the fabrication of buried microchannels, covered with porous silicon (PS). The specific method is a two-step electrochemical process, which combines PS formation and electropolishing. In a first step a PS layer with a specific depth is …
- 229910021426 porous silicon 0 title abstract description 88
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N27/00—Investigating or analysing materials by the use of electric, electro-chemical, or magnetic means
- G01N27/26—Investigating or analysing materials by the use of electric, electro-chemical, or magnetic means by investigating electrochemical variables; by using electrolysis or electrophoresis
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01L—CHEMICAL OR PHYSICAL LABORATORY APPARATUS FOR GENERAL USE
- B01L3/00—Containers or dishes for laboratory use, e.g. laboratory glassware; Droppers
- B01L3/50—Containers for the purpose of retaining a material to be analysed, e.g. test tubes
- B01L3/502—Containers for the purpose of retaining a material to be analysed, e.g. test tubes with fluid transport, e.g. in multi-compartment structures
- B01L3/5027—Containers for the purpose of retaining a material to be analysed, e.g. test tubes with fluid transport, e.g. in multi-compartment structures by integrated micro-fluidic structures, i.e. dimensions of channels and chambers are such that surface tension forces are important, e.g. lab-on-a-chip
- B01L3/502707—Containers for the purpose of retaining a material to be analysed, e.g. test tubes with fluid transport, e.g. in multi-compartment structures by integrated micro-fluidic structures, i.e. dimensions of channels and chambers are such that surface tension forces are important, e.g. lab-on-a-chip characterised by the manufacture of the container or its components
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Kaltsas et al. | Planar CMOS compatible process for the fabrication of buried microchannels in silicon, using porous-silicon technology | |
Bu et al. | A new masking technology for deep glass etching and its microfluidic application | |
US5882496A (en) | Porous silicon structures with high surface area/specific pore size | |
US6602791B2 (en) | Manufacture of integrated fluidic devices | |
US7980828B1 (en) | Microelectromechanical pump utilizing porous silicon | |
Tiggelaar et al. | Fabrication of a high-temperature microreactor with integrated heater and sensor patterns on an ultrathin silicon membrane | |
Takao et al. | A pneumatically actuated full in-channel microvalve with MOSFET-like function in fluid channel networks | |
KR101248271B1 (en) | Energy conversion device using micro-nano channel and fabrication method thereof | |
Dijkstra et al. | A versatile surface channel concept for microfluidic applications | |
Camara et al. | Micro gas preconcentrator in porous silicon filled with a carbon absorbent | |
He et al. | Fabrication of lateral porous silicon membranes for planar microfluidics by means of ion implantation | |
Han et al. | Design and fabrication of nanofluidic devices by surface micromachining | |
Rajaraman et al. | A unique fabrication approach for microneedles using coherent porous silicon technology | |
US7674545B2 (en) | Electrokinetic micro power cell using microfluidic-chip with multi-channel type | |
TW200406357A (en) | Single wafer fabrication of integrated micro-fluidic system | |
Xue et al. | Integrating micromachined fast response temperature sensor array in a glass microchannel | |
Agarwal et al. | Self-sealed circular channels for micro-fluidics | |
KR100445744B1 (en) | Microchannel Array Structure Embedded In Silicon Substrate And Its Fabrication Method | |
Jonker et al. | Wafer-scale fabrication and modification of silicon nano-pillar arrays for nanoelectronics, nanofluidics and beyond | |
Hediger et al. | Fabrication of a novel microsystem for the electrical characterisation of cell arrays | |
Gardeniers et al. | Silicon and glass micromachining for μTAS | |
Liu et al. | Fabrication challenges for a complicated micro-flow channel system at low temperature process | |
Joo et al. | Air cooling of a microelectronic chip with diverging metal microchannels monolithically processed using a single mask | |
Petrossian et al. | High aspect ratio cylindrical nanopores in silicon-on-insulator substrates | |
He et al. | Lateral porous silicon membranes with tunable pore size for on-chip separation |