[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Nguyen et al., 2018 - Google Patents

An efficient hardware implementation of artificial neural network based on stochastic computing

Nguyen et al., 2018

View PDF
Document ID
11733594584734305401
Author
Nguyen D
Ho H
Bui D
Tran X
Publication year
Publication venue
2018 5th NAFOSTED Conference on Information and Computer Science (NICS)

External Links

Snippet

Recently, Artificial Neural Network (ANN) has emerged as the main driving force behind the rapid developments of many applications. Although ANN provides high computing capabilities, its prohibitive computational complexity, together with the large area footprints …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
    • G06K9/62—Methods or arrangements for recognition using electronic means
    • G06K9/6267—Classification techniques
    • G06K9/6268—Classification techniques relating to the classification paradigm, e.g. parametric or non-parametric approaches
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
    • G06K9/36—Image preprocessing, i.e. processing the image information without deciding about the identity of the image
    • G06K9/46—Extraction of features or characteristics of the image
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N5/00—Computer systems utilising knowledge based models

Similar Documents

Publication Publication Date Title
Imani et al. Revisiting hyperdimensional learning for fpga and low-power architectures
Wang et al. Liquid state machine based pattern recognition on FPGA with firing-activity dependent power gating and approximate computing
Wang et al. Accelerating recurrent neural networks: A memory-efficient approach
Liu et al. Memory-efficient deep learning on a SpiNNaker 2 prototype
Nguyen et al. An efficient hardware implementation of artificial neural network based on stochastic computing
Whatmough et al. FixyNN: Efficient hardware for mobile computer vision via transfer learning
Si et al. A dynamic ReLU on neural network
Lotrič et al. Applicability of approximate multipliers in hardware neural networks
Xie et al. Fully-parallel area-efficient deep neural network design using stochastic computing
Yu et al. Real-time object detection towards high power efficiency
Abdelsalam et al. An efficient FPGA-based overlay inference architecture for fully connected DNNs
Onizawa et al. In-hardware training chip based on CMOS invertible logic for machine learning
Boukli Hacene et al. Budget restricted incremental learning with pre-trained convolutional neural networks and binary associative memories
Sekanina et al. Approximate Circuits in Low-Power Image and Video Processing: The Approximate Median Filter.
Fujii et al. A threshold neuron pruning for a binarized deep neural network on an FPGA
Ádám et al. The impact of data representationson hardware based mlp network implementation
Nan et al. DC-LSTM: Deep compressed LSTM with low bit-width and structured matrices
Vu et al. Efficient optimization and hardware acceleration of cnns towards the design of a scalable neuro inspired architecture in hardware
Wang et al. Efficient spiking neural network training and inference with reduced precision memory and computing
Peluso et al. Scalable-effort convnets for multilevel classification
Whatmough et al. Fixynn: Energy-efficient real-time mobile computer vision hardware acceleration via transfer learning
Zhuang et al. Vlsi architecture design for adder convolution neural network accelerator
Liu et al. A 1D-CRNN inspired reconfigurable processor for noise-robust low-power keywords recognition
Yan et al. kNN-CAM: A k-nearest neighbors-based configurable approximate floating point multiplier
Guo et al. Hybrid fixed-point/binary deep neural network design methodology for low-power object detection