[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Golanbari et al., 2017 - Google Patents

Post-fabrication calibration of near-threshold circuits for energy efficiency

Golanbari et al., 2017

Document ID
11503306943029627715
Author
Golanbari M
Kiamehr S
Oboril F
Gebregiorgis A
Tahoori M
Publication year
Publication venue
2017 18th International Symposium on Quality Electronic Design (ISQED)

External Links

Snippet

Scaling supply voltage to the Near-Threshold Voltage (NTV) region is an effective approach for energy-constrained circuit design at the cost of performance reduction. However, the impacts of process and runtime variations on the circuits operating at NTV aggravate due to …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3296—Power saving by lowering supply or operating voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5002—Characteristic
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/24—Marginal checking or other specified testing methods not covered by G06F11/26, e.g. race tests
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass

Similar Documents

Publication Publication Date Title
Karpuzcu et al. VARIUS-NTV: A microarchitectural model to capture the increased sensitivity of manycores to process variations at near-threshold voltages
Blome et al. Self-calibrating online wearout detection
Park et al. A fast, accurate and simple critical path monitor for improving energy-delay product in dvs systems
Firouzi et al. Representative critical-path selection for aging-induced delay monitoring
Vijayan et al. Fine-grained aging-induced delay prediction based on the monitoring of run-time stress
Firouzi et al. Aging-and variation-aware delay monitoring using representative critical path selection
Khoshavi et al. Contemporary CMOS aging mitigation techniques: Survey, taxonomy, and methods
Lorenz et al. Aging analysis at gate and macro cell level
Firouzi et al. Statistical analysis of BTI in the presence of process-induced voltage and temperature variations
Korkmaz et al. Energy, performance, and probability tradeoffs for energy-efficient probabilistic CMOS circuits
Agbo et al. Quantification of sense amplifier offset voltage degradation due to zero-and run-time variability
Tenentes et al. Coarse-grained online monitoring of bti aging by reusing power-gating infrastructure
Cai et al. Exploring aging deceleration in FinFET-based multi-core systems
Amrouch et al. Optimizing temperature guardbands
Li et al. Robust and in-situ self-testing technique for monitoring device aging effects in pipeline circuits
Golanbari et al. Post-fabrication calibration of near-threshold circuits for energy efficiency
Chandra Monitoring reliability in embedded processors-a multi-layer view
Chahal et al. BTI aware thermal management for reliable DVFS designs
Ganapathy et al. Circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability
Ye et al. Aging-Aware Critical Path Selection via Graph Attention Networks
Yang et al. Workload-aware failure prediction method for VLSI devices using an LUT based approach
Golanbari et al. Runtime adjustment of IoT system-on-chips for minimum energy operation
Fu et al. A cross-layer power and timing evaluation method for wide voltage scaling
Laurenciu et al. A direct measurement scheme of amalgamated aging effects with novel on-chip sensor
Golanbari et al. Achieving energy efficiency for near-threshold circuits through postfabrication calibration and adaptation