Codecasa et al., 2014 - Google Patents
Compact dynamic modeling for fast simulation of nonlinear heat conduction in ultra-thin chip stacking technologyCodecasa et al., 2014
View PDF- Document ID
- 11566307289850666614
- Author
- Codecasa L
- d’Alessandro V
- Magnani A
- Rinaldi N
- Publication year
- Publication venue
- IEEE transactions on components, packaging and manufacturing technology
External Links
Snippet
A novel nonlinear model order reduction method is proposed for constructing one-port dynamic compact models of nonlinear heat diffusion problems for ultra-thin chip stacking technology. The method leads to models of small state-space dimensions, which allow …
- 238000005516 engineering process 0 title abstract description 21
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5018—Computer-aided design using simulation using finite difference methods or finite element methods
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/16—Numerical modeling
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/20—Modifications to facilitate cooling, ventilating, or heating
- H05K7/2039—Modifications to facilitate cooling, ventilating, or heating characterised by the heat transfer by conduction from the heat generating element to a dissipating body
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Codecasa et al. | Compact dynamic modeling for fast simulation of nonlinear heat conduction in ultra-thin chip stacking technology | |
Codecasa et al. | Circuit-based electrothermal simulation of power devices by an ultrafast nonlinear MOR approach | |
Lasance | Ten years of boundary-condition-independent compact thermal modeling of electronic parts: A review | |
Lu et al. | Transient electrical-thermal analysis of 3-D power distribution network with FETI-enabled parallel computing | |
Iachello et al. | Lumped parameter modeling for thermal characterization of high-power modules | |
Codecasa et al. | Fast nonlinear dynamic compact thermal modeling with multiple heat sources in ultra-thin chip stacking technology | |
Ferranti et al. | Physics-based passivity-preserving parameterized model order reduction for PEEC circuit analysis | |
Li et al. | Transient thermal analysis of 3-D integrated circuits packages by the DGTD method | |
Zhang | Improved numerical-analytical thermal modeling method of the PCB with considering radiation heat transfer and calculation of components’ temperature | |
Wang et al. | Accelerated chip-level thermal analysis using multilayer Green's function | |
Melamed et al. | Junction-level thermal analysis of 3-D integrated circuits using high definition power blurring | |
Codecasa et al. | A priori error bound for moment matching approximants of thermal models | |
Han et al. | A thermal resistance network model based on three-dimensional structure | |
Liu et al. | Asymptotic thermal analysis of electronic packages and printed-circuit boards | |
Codecasa | Novel approach to compact modeling for nonlinear thermal conduction problems | |
Codecasa et al. | Novel approach for the extraction of nonlinear compact thermal models | |
d'Alessandro et al. | Dynamic electrothermal macromodeling: An application to signal integrity analysis in highly integrated electronic systems | |
Sabry | High precision compact thermal models | |
Codecasa et al. | Multi-port dynamic compact thermal models of nonlinear heat conduction | |
Zubert et al. | Methodology of determining the applicability range of the DPL model to heat transfer in modern integrated circuits comprised of FinFETs | |
Xie et al. | System-level thermal modeling using nonconformal domain decomposition and model-order reduction | |
Xie et al. | 3D transient thermal solver using non-conformal domain decomposition approach | |
Swan et al. | 3-D thermal simulation of power module packaging | |
Codecasa et al. | 3-D thermal models calibration by parametric dynamic compact thermal models | |
Codecasa et al. | TONIC: TOol for Nonlinear BCI CTMs of Integrated Circuits |