[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Lorenzo et al., 2015 - Google Patents

Low leakage and minimum energy consumption in CMOS logic circuits

Lorenzo et al., 2015

Document ID
11189504730234433866
Author
Lorenzo R
Chaudhary S
Publication year
Publication venue
2015 International Conference on Electronic Design, Computer Networks & Automated Verification (EDCAV)

External Links

Snippet

This paper presents a novel design to reduce sub threshold leakage current. The leakage controlled transistors are utilized to change dynamically the ground voltage level which is based on output voltage level of logic gate. The leakage controlled transistors (LCT's) are …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/3565—Bistables with hysteresis, e.g. Schmitt trigger
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices using field-effect transistors
    • H03K17/693—Switching arrangements with several input- or output-terminals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass

Similar Documents

Publication Publication Date Title
Peiravi et al. Current-comparison-based domino: New low-leakage high-speed domino circuit for wide fan-in gates
CN101278248B (en) Semiconductor integrated circuit having current leakage reduction scheme
Gupta et al. Analysis and design of lector-based dual-Vt domino logic with reduced leakage current
Bendre et al. An overview of various leakage power reduction techniques in deep submicron technologies
Sharma et al. Low power 8-bit ALU design using full adder and multiplexer
Narayan et al. A novel sleepy stack 6-T SRAM cell design for reducing leakage power in submicron technologies
Lorenzo et al. Low leakage and minimum energy consumption in CMOS logic circuits
Anjana et al. Analysis of sub threshold leakage reduction techniques in deep sub micron regime for CMOS VLSI circuits
Magraiya et al. ONOFIC‐based leakage reduction technique for FinFET domino circuits
Dadoria et al. A novel approach for leakage power reduction in deep submicron technologies in CMOS VLSI circuits
Wei et al. Technology assessment methodology for complementary logic applications based on energy–delay optimization
Kim et al. Noise-immune design of Schmitt trigger logic gate using DTMOS for sub-threshold circuits
Vikas A review on glitch reduction techniques
Pritty et al. A body bias technique for low power full adder using XOR gate and pseudo NMOS transistor
Shah et al. PVT variations aware low leakage DOIND approach for nanoscale domino logic circuits
Haq et al. Challenges in Low Power VLSI Design: A Review
Verma et al. Review of various GDI techniques for low power digital circuits
Sharma Design of low leakage PVT variations aware CMOS bootstrapped driver circuit
Priyadarshini et al. Low Power State Retention Technique for CMOS VLSI Design
Sanapala et al. Exploring CMOS logic families in sub-threshold region for ultra low power applications
Le Huy et al. Optimising Power-Performance in SOI-based Null Convention Logic
Sreenivasulu et al. Ground bouncing noise reduction in combinational MTCMOS circuits
Magraiya et al. Evaluation of dual-ONOFIC method for subthreshold leakage Reduction in domino circuit
Bikki et al. Analysis of low power feed through logic with leakage control technique
Figueiredo et al. Predicting noise and jitter in CMOS inverters