[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Lucke et al., 1994 - Google Patents

Parallel processing architectures for rank order and stack filters

Lucke et al., 1994

Document ID
11043672714105468665
Author
Lucke L
Parhi K
Publication year
Publication venue
IEEE transactions on signal processing

External Links

Snippet

Many architectures have been proposed for rank order and stack filtering. To achieve additional speedup in these structures requires the use of parallel processing techniques such as pipelining and block processing. Pipelining is well understood but few block …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30943—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type
    • G06F17/30946—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type indexing structures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/22—Arrangements for sorting or merging computer data on continuous record carriers, e.g. tape, drum, disc
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components

Similar Documents

Publication Publication Date Title
Lucke et al. Parallel processing architectures for rank order and stack filters
Balla et al. Low power dissipation MOS ternary logic family
Clarke et al. Spectral transforms for large Boolean functions with applications to technology mapping
US4868773A (en) Digital filtering by threshold decomposition
Wuu et al. A design of a fast and area efficient multi-input Muller C-element
Chakrabarti Sorting network based architectures for median filters
Kar et al. A new algorithm for order statistic and sorting
Nadler Topics in Engineering Logic: International Series of Monographs on Electronics and Instrumentation
Yao Near-optimal time-space tradeoff for element distinctness
US10840906B2 (en) Cross-talk computing foundation for digital logic
Yu et al. A fast VLSI implementation of sorting algorithm for standard median filters
Chen et al. Input assignment algorithm for decoded-PLAs with multi-input decoders
Lee et al. CMOS threshold gate and networks for order statistic filtering
Caruso Near optimal factorization of Boolean functions
Lin et al. Two-dimensional rank-order filter by using max-min sorting network
Schiavuta et al. Proposal for a new organization of decision electronics in multicounter experiments
Gupta et al. Design and implementation of an efficient general-purpose median filter network
Siwak Iterons, fractals and computations of automata
Benkrid et al. New bit-level algorithm for general purpose median filtering
Selvakumar et al. A low power multiplier architecture based on bypassing technique for digital filter
Teja et al. High throughput VLSI architecture for one dimensional median filter
Liu et al. Parallel merge module for combining sorted lists
Parberry Single-exception sorting networks and the computational complexity of optimal sorting network verification
Tu On meromorphically normal families of meromorphic mappings of several complex variables into PN (C)
Chiu et al. VLSI implementation of real-time parallel DCT/DST lattice structures for video communications